DS25CP104A
- DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
- Pin and SMBus Configurable, Fully Differential, Non-Blocking Architecture
- Pin (Two Levels) and SMBus (Four Levels) Selectable Pre-Emphasis and Equalization Eliminate ISI Jitter
- Wide Input Common Mode Range Enables Easy Interface to CML and LVPECL Drivers
- LOS Circuitry Detects Open Inputs Fault Condition
- On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space The DS25CP114 Eliminates the On-Chip Input Termination for Added Design Flexibility.
- 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
- Small 6 mm x 6 mm WQFN-40 Space Saving Package
All trademarks are the property of their respective owners.
未提供此产品的详情。
技术文档
未找到结果。请清除搜索并重试。
查看全部 7
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | DS25CP104A/CP114 3.125 Gbps 4x4 LVDS Xpoint Sw w/Xmit Pre-Emp & Receive Equal 数据表 (Rev. C) | 2013-3-4 | |||
| 选择指南 | Broadcast and Professional Video Interface Solutions (Rev. E) | PDF | HTML | 2017-4-5 | |||
| 应用手册 | LVDS Repeaters and Crosspoints Extend the Reach of FPD-Link II Interfaces (Rev. A) | 2013-4-29 | ||||
| 应用手册 | AN-1957 LVDS Signal Conditioners Reduce Data-Dependent Jitter (Rev. A) | 2013-4-26 | ||||
| 应用手册 | Triple Rate SDI IP FPGA Resource Utilization on SDXILEVK/AES-EXP-SDI-G Ref Dsgn (Rev. A) | 2013-4-26 | ||||
| 应用手册 | DS25CP104 in 3G SDI Router Application | 2008-8-20 | ||||
| 应用手册 | A 3 Gbps SDI Connectivity Solution Supporting Uncompressed 1080p60 Video | 2008-3-18 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| WQFN (RTA) | 40 | Ultra Librarian |
订购和质量
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。