CLC001

正在供货

3.3V 接地参考 SEMPTE 259M 电缆驱动器

产品详情

Function Cable driver Power consumption (mW) 230 Data rate (max) (Mbps) 622 Control interface Pin Operating temperature range (°C) -40 to 85
Function Cable driver Power consumption (mW) 230 Data rate (max) (Mbps) 622 Control interface Pin Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm)
  • Adjustable output amplitude
  • Differential input and output
  • Accepts LVPECL or LVDS input swings
  • Low power dissipation
  • Single +3.3V supply

  • Adjustable output amplitude
  • Differential input and output
  • Accepts LVPECL or LVDS input swings
  • Low power dissipation
  • Single +3.3V supply

The CLC001 is a monolithic, high-speed cable driver designed for use in SMPTE 259M serial digital video and ITU-T G.703 serial digital data transmission applications. The CLC001 drives 75 transmission lines (Belden 8281 or equivalent) at data rates up to 622 Mbps. Controlled output rise and fall times (400 ps typical) minimize transition-induced jitter. The output voltage swing is adjustable from 800 mVp-p to 1.0 Vp-p using an external resistor.

The CLC001's output stage consumes less power than other designs. The differential inputs accept LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.

All these make the CLC001 an excellent general purpose high speed driver for high-speed, long distance data transmission applications.

The CLC001 is powered from a single +3.3V supply and comes in a small 8-pin SOIC package.


Key Specifications

  • 400 ps rise and fall times
  • Data rates to 622 Mbps
  • 100 mV differential input threshold
  • Low residual jitter

The CLC001 is a monolithic, high-speed cable driver designed for use in SMPTE 259M serial digital video and ITU-T G.703 serial digital data transmission applications. The CLC001 drives 75 transmission lines (Belden 8281 or equivalent) at data rates up to 622 Mbps. Controlled output rise and fall times (400 ps typical) minimize transition-induced jitter. The output voltage swing is adjustable from 800 mVp-p to 1.0 Vp-p using an external resistor.

The CLC001's output stage consumes less power than other designs. The differential inputs accept LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.

All these make the CLC001 an excellent general purpose high speed driver for high-speed, long distance data transmission applications.

The CLC001 is powered from a single +3.3V supply and comes in a small 8-pin SOIC package.


Key Specifications

  • 400 ps rise and fall times
  • Data rates to 622 Mbps
  • 100 mV differential input threshold
  • Low residual jitter

下载 观看带字幕的视频 视频

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

仿真模型

CLC001 IBIS Model

SNLM003.ZIP (5 KB) - IBIS 模型
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
SOIC (D) 8 Ultra Librarian

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频