具有 16 字节 FIFO 的四路 UART

返回页首

产品详细信息

参数

Number of channels (#) 4 FIFOs (bytes) 16 Rx FIFO trigger levels (#) 4 Tx FIFO trigger levels (#) Programmable FIFO trigger levels No CPU interface X86 Baud rate (max) at Vcc = 1.8 V & with 16X sampling (Mbps) Baud rate (max) at Vcc = 2.5 V & with 16X sampling (Mbps) Baud rate (max) at Vcc = 3.3 V & with 16X sampling (Mbps) 1 Baud rate (max) at Vcc = 5.0 V & with 16X sampling (Mbps) 1 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (C) -40 to 85, 0 to 70 open-in-new 查找其它 UARTs

封装|引脚|尺寸

LQFP (PM) 64 100 mm² 10 x 10 LQFP (PN) 80 196 mm² 14 x 14 PLCC (FN) 68 633 mm² 25.15 x 25.15 open-in-new 查找其它 UARTs

特性

  • Integrated Asynchronous-Communications Element
  • Consists of Four Improved TL16C550C ACEs Plus Steering Logic
  • In FIFO Mode, Each ACE Transmitter and Receiver Is Buffered
    With 16-Byte FIFO to Reduce the Number of Interrupts to CPU
  • In TL16C450 Mode, Hold and Shift Registers Eliminate Need for Precise
    Synchronization Between the CPU and Serial Data
  • Up to 16-MHz Clock Rate for up to 1-Mbaud Operation with VCC = 3.3 V and 5 V
  • Programmable Baud-Rate Generators Which Allow Division of Any Input Reference Clock
    by 1 to (216 – 1) and Generate an Internal 16 × Clock
  • Adds or Deletes Standard Asynchronous Communication Bits (Start, Stop, and
    Parity) to or From the Serial-Data Stream
  • Independently Controlled Transmit, Receive, Line Status, and Data Set Interrupts
  • 5-V and 3.3-V Operation
  • Fully Programmable Serial Interface Characteristics:
    • 5-, 6-, 7-, or 8-Bit Characters
    • Even-, Odd-, or No-Parity Bit
    • 1-, 1 1/2-, or 2-Stop Bit Generation
    • Baud Generation (DC to 1-Mbit Per Second)
  • False Start Bit Detection
  • Complete Status Reporting Capabilities
  • Line Break Generation and Detection
  • Internal Diagnostic Capabilities:
    • Loopback Controls for Communications Link Fault Isolation
    • Break, Parity, Overrun, Framing Error Simulation
  • Fully Prioritized Interrupt System Controls
  • Modem Control Functions (CTS, RTS, DSR, DTR, RI, and DCD)
  • 3-State Outputs Provide TTL Drive Capabilities for Bidirectional Data Bus
    and Control Bus
  • Programmable Auto-RTS and Auto-CTS
  • CTS Controls Transmitter in Auto-CTS Mode,
  • RCV FIFO Contents and Threshold Control RTS in Auto-RTS Mode,

open-in-new 查找其它 UARTs

描述

The TL16C554A is an enhanced quadruple version of the TL16C550C asynchronous-communications element (ACE). Each channel performs serial-to-parallel conversion on data characters received from peripheral devices or modems and parallel-to-serial conversion on data characters transmitted by the CPU. The complete status of each channel of the quadruple ACE can be read by the CPU at any time during operation. The information obtained includes the type and condition of the operation performed and any error conditions encountered.

The TL16C554A quadruple ACE can be placed in an alternate FIFO mode, which activates the internal FIFOs to allow 16 bytes (plus three bits of error data per byte in the receiver FIFO) to be stored in both receive and transmit modes. In the FIFO mode of operation, there is a selectable autoflow control feature that can significantly reduce software overhead and increase system efficiency by automatically controlling serial-data flow using RTS output and CTS input signals. All logic is on the chip to minimize system overhead and maximize system efficiency. Two terminal functions allow signaling of direct-memory access (DMA) transfers. Each ACE includes a programmable baud-rate generator that can divide the timing reference clock input by a divisor between 1 and 216 – 1.

The TL16C554A is available in a 68-pin plastic-leaded chip-carrier (PLCC) FN package, 64-pin plastic quad flatpack (PQFP) PM package and in an 80-pin (TQFP) PN package.

open-in-new 查找其它 UARTs
下载

技术文档

= TI 精选相关文档
未找到结果。请清除搜索,并重试。 查看所有 2
类型 标题 下载最新的英文版本 日期
* 数据表 Asynchonous Communications Element 数据表 2010年 6月 2日
更多文献资料 UART Quick Reference Card 2008年 4月 9日

设计与开发

有关其他条款或所需资源,请点击下面的任何链接来查看详情页面。

设计工具和仿真

仿真工具 下载
PSPICE® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。 

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI 器件、了解产品系列、打开测试台并对您的设计进行仿真,从而进一步分析选定的器件。您还可对多个 TI 器件进行联合仿真,以更好地展现您的系统。

除了一个完整的预加载模型库之外,您还可以在 PSPICE-FOR-TI 工具中轻松访问 TI 器件的全新技术资料。在您确认找到适合您应用的器件后,可访问 TI store 购买产品。 

借助 PSpice for TI,您可使用合适的工具来满足您在整个设计周期(从电路探索到设计开发和验证)的仿真需求。免费获取、轻松入门。立即下载 PSpice 设计和仿真套件,开始您的设计。

入门

  1. 申请使用 PSPICE-FOR-TI 仿真器
  2. 下载并安装
  3. 观看有关仿真入门的培训
特性
  • 利用 Cadence PSpice 技术
  • 带有一套数字模型的预装库可在最坏情形下进行时序分析
  • 动态更新确保您可以使用全新的器件型号
  • 针对仿真速度进行了优化,且不会降低精度
  • 支持对多个产品进行同步分析
  • 基于 OrCAD Capture 框架,提供对业界广泛使用的原理图捕获和仿真环境的访问权限
  • 可离线使用
  • 在各种工作条件和器件容许范围内验证设计,包括
    • 自动测量和后处理
    • Monte Carlo 分析
    • 最坏情形分析
    • 热分析
仿真工具 下载

CAD/CAE 符号

封装 引脚 下载
LQFP (PM) 64 了解详情
LQFP (PN) 80 了解详情
PLCC (FN) 68 了解详情

订购与质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/FIT 估算
  • 材料成分
  • 认证摘要
  • 持续可靠性监测

推荐产品的参数、评估模块或参考设计可能与此 TI 产品相关

支持与培训

可获得 TI E2E™ 论坛的工程师技术支持

所有内容均由 TI 和社区网友按“原样”提供,并不构成 TI 规范。参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持