SN74CBT3125C
- Undershoot Protection for Off-Isolation on A and B Ports Up To –2 V
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low On-State Resistance (ron) Characteristics
(ron = 3Typical)
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion
(Cio(OFF) = 5 pF Typical) - Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption
(ICC = 3 µA Max) - VCC Operating Range From 4 V to 5.5 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: USB Interface, Bus Isolation, Low-Distortion Signal Gating
The SN74CBT3125C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT3125C provides protection for undershoot up to 2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.
The SN74CBT3125C is organized as four 1-bit bus switches with separate output-enable (1OE\, 2OE\, 3OE\, 4OE\) inputs. It can be used as four 1-bit bus switches or as one 4-bit bus switch. When OE\ is low, the associated 1-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE\ is high, the associated 1-bit bus switch is OFF, and the high-impedance state exists between the A and B ports.
This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
技术文档
设计和开发
如需其他信息或资源,请查看下方列表,点击标题即可进入详情页面。
LEADED-ADAPTER1 — 用于快速测试 TI 5、8、10、16 和 24 引脚引线式封装的表面贴装转 DIP 接头适配器
EVM-LEADED1 板可对 TI 的常见引线式封装进行快速测试和电路板试验。该评估板具有足够的空间,可将 TI 的 D、DBQ、DCT、DCU、DDF、DGS、DGV 和 PW 表面贴装封装转换为 100mil DIP 接头。
封装 | 引脚数 | 下载 |
---|---|---|
SOIC (D) | 14 | 了解详情 |
SSOP (DB) | 14 | 了解详情 |
SSOP (DBQ) | 16 | 了解详情 |
TSSOP (PW) | 14 | 了解详情 |
VQFN (RGY) | 14 | 了解详情 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 认证摘要
- 持续可靠性监测
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。