可提供此产品的更新版本
功能优于所比较器件的普遍直接替代产品
SN74AVC2T245
- Each Channel Has Independent Direction Control
- Control Inputs VIH/VIL Levels Are Referenced to VCCA Voltage
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2V to 3.6V Power-Supply Range
- I/Os Are 4.6V Tolerant
- Ioff Supports Partial-Power-Down Mode Operation
- VCC Isolation Feature - If Either VCC Input is at GND, Both Ports are in High-Impedance State
- Typical Data Rates
- 500Mbps (1.8V to 3.3V Level-Shifting)
- 320Mbps (<1.8V to 3.3V Level-Shifting)
- 320Mbps (Translate to 2.5V or 1.8V)
- 280Mbps (Translate to 1.5V)
- 240Mbps (Translate to 1.2V)
- Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 5000V Human-Body Model (A114-A)
- 200V Machine Model (A115-A)
- 1500V Charged-Device Model (C101)
This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.
The SN74AVC2T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable ( OE) activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode . The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.
The SN74AVC2T245 control pins (DIR1, DIR2, and OE) are supplied by VCCA.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
The VCC isolation feature ensures that if either VCC input is at GND, both ports are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE must be connected to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
技术文档
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
AXC2T-SMALLPKGEVM — AXC2T-SMALLPKGEVM
EVMK2GX — 66AK2Gx 1GHz 评估模块
EVMK2GX(也称为“K2G”)1GHz 评估模块 (EVM) 可以让开发人员迅速开始评估 66AK2Gx 处理器系列,并加速音频、工业电机控制、智能电网保护和其他高可靠性实时计算密集型应用的开发。 66AK2Gx 与基于 KeyStone 的现有 SoC 器件类似,可以让 DSP 和 ARM 内核控制系统中的所有内存和外设。此架构有助于最大限度地提高软件灵活性,并可以在其中实现以 DSP 或 ARM 为中心的系统设计。
无论是 Linux 还是 TI-RTOS 操作系统,处理器 SDK 均支持此 EVM,而且此 EVM 采用 USB、PCIe 和千兆位以太网等主要外设。 (...)
TIDA-00403 — 采用 TLV320AIC3268 miniDSP 编解码器的超声波测距参考设计
封装 | 引脚 | CAD 符号、封装和 3D 模型 |
---|---|---|
UQFN (RSW) | 10 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点