可提供此产品的更新版本

open-in-new 比较替代产品
功能优于比较器件,可直接替换
SN74AXC1T45 正在供货 单位双电源总线收发器 Pin-to-pin upgrade with a wider voltage range and improved performance

产品详情

Technology family AVC Applications GPIO Bits (#) 1 High input voltage (min) (V) 0.78 High input voltage (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Data rate (max) (MBps) 500 IOH (max) (mA) -12 IOL (max) (mA) 12 Supply current (max) (µA) 20 Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Input type Standard CMOS Output type 3-State, Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 85
Technology family AVC Applications GPIO Bits (#) 1 High input voltage (min) (V) 0.78 High input voltage (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Data rate (max) (MBps) 500 IOH (max) (mA) -12 IOL (max) (mA) 12 Supply current (max) (µA) 20 Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Input type Standard CMOS Output type 3-State, Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 85
DSBGA (YZP) 6 2.1875 mm² 1.75 x 1.25 SOT-23 (DBV) 6 8.12 mm² 2.9 x 2.8 SOT-5X3 (DRL) 6 2.56 mm² 1.6 x 1.6 SOT-SC70 (DCK) 6 3 mm² 2 x 1.5
  • Available in the Texas Instruments NanoFree Package
  • Fully Configurable Dual-Rail Design Allows Each Port to
    Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
  • VCC Isolation Feature - If Either VCC
    Input Is At GND, Both Ports Are In The High-Impedance State
  • DIR Input Circuit Referenced to VCCA
  • ±12-mA Output Drive at 3.3 V
  • I/Os Are 4.6-V Tolerant
  • Ioff Supports Partial-Power-Down Mode Operation
  • Typical Max Data Rates
    • 500 Mbps (1.8-V to 3.3-V Translation)
    • 320 Mbps (<1.8-V to 3.3-V Translation)
    • 320 Mbps (Translate to 2.5 V or 1.8 V)
    • 280 Mbps (Translate to 1.5 V)
    • 240 Mbps (Translate to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • ±2000-V Human Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • ±1000-V Charged-Device Model (C101)
  • Available in the Texas Instruments NanoFree Package
  • Fully Configurable Dual-Rail Design Allows Each Port to
    Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
  • VCC Isolation Feature - If Either VCC
    Input Is At GND, Both Ports Are In The High-Impedance State
  • DIR Input Circuit Referenced to VCCA
  • ±12-mA Output Drive at 3.3 V
  • I/Os Are 4.6-V Tolerant
  • Ioff Supports Partial-Power-Down Mode Operation
  • Typical Max Data Rates
    • 500 Mbps (1.8-V to 3.3-V Translation)
    • 320 Mbps (<1.8-V to 3.3-V Translation)
    • 320 Mbps (Translate to 2.5 V or 1.8 V)
    • 280 Mbps (Translate to 1.5 V)
    • 240 Mbps (Translate to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • ±2000-V Human Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • ±1000-V Charged-Device Model (C101)

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC1T45 is optimized to operate with VCCA/VCCB set at 1.4 V to 3.6 V. It is operational with VCCA/VCCB as low as 1.2 V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage, bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVC1T45 is designed so that the DIR input is powered by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if either VCC input is at GND, then both ports are in the high-impedance state.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC1T45 is optimized to operate with VCCA/VCCB set at 1.4 V to 3.6 V. It is operational with VCCA/VCCB as low as 1.2 V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage, bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVC1T45 is designed so that the DIR input is powered by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if either VCC input is at GND, then both ports are in the high-impedance state.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索,并重试。
查看全部 18
类型 项目标题 下载最新的英语版本 日期
* 数据表 SN74AVC1T45 Single-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation and 3-State Outputs 数据表 (Rev. H) PDF | HTML 2014年 12月 23日
EVM 用户指南 AVCLVCDIRCNTRL-EVM 评估模块 (Rev. B) PDF | HTML 下载英文版本 (Rev.B) 2021年 8月 17日
选择指南 Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日
选择指南 Logic Guide (Rev. AB) 2017年 6月 12日
应用手册 Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
应用手册 Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 2015年 4月 30日
选择指南 逻辑器件指南 2014 (Rev. AA) 下载最新的英文版本 (Rev.AB) 2014年 11月 17日
测试报告 TI Power Reference Design for Xilinx® Artix®-7 (AC701) 2014年 5月 12日
用户指南 PMP7977 User's Guide 2013年 9月 11日
用户指南 LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
应用手册 选择正确的电平转换解决方案 (Rev. A) 下载英文版本 (Rev.A) 2006年 3月 23日
应用手册 Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
更多文献资料 LCD Module Interface Application Clip 2003年 5月 9日
用户指南 AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C) 2002年 8月 20日
更多文献资料 Standard Linear & Logic for PCs, Servers & Motherboards 2002年 6月 13日
应用手册 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 2002年 5月 22日
应用手册 Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B) 1999年 7月 7日
应用手册 AVC Logic Family Technology and Applications (Rev. A) 1998年 8月 26日

设计和开发

如需其他信息或资源,请查看下方列表,点击标题即可进入详情页面。

评估板

5-8-LOGIC-EVM — 支持 5 至 8 引脚 DCK、DCT、DCU、DRL 和 DBV 封装的通用逻辑 EVM

灵活的 EVM 设计用于支持具有 5 至 8 引脚数且采用 DCK、DCT、DCU、DRL 或 DBV 封装的任何器件。
用户指南: PDF
TI.com 上无现货
评估板

AVCLVCDIRCNTRL-EVM — 适用于方向控制双向转换器件、支持 AVC 和 LVC 的通用 EVM

该通用 EVM 旨在支持 1、2、4 和 8 通道 LVC 和 AVC 方向控制转换器件。它还以相同数量的通道支持总线保持和汽车 Q1 器件。AVC 是低电压转换器件,具有 12mA 的较低驱动强度。LVC 是 1.65 至 5.5V 的较高电压转换器件,具有 32mA 的较高驱动强度。

用户指南: PDF | HTML
下载英文版本 (Rev.B): PDF | HTML
TI.com 上无现货
评估板

TMP114EVM — 适用于超低高度、1.2V 高精度温度传感器的 TMP114 评估模块

TMP114EVM 可供用户评估 TMP114 数字温度传感器的性能。该评估模块 (EVM) 具有 USB 记忆棒大小,其板载 MSP430F5528 微控制器通过 I2C 接口与主机和 TMP114 器件连接。

该模块在 EVM 板上的传感器和主机控制器之间设计有穿孔。穿孔技术可实现灵活评估:
  • 用户可将 TMP114 与其系统/主机连接。
  • 用户可使用 TMP114 器件将 EVM 主机和软件与用户系统连接。
  • 小型独立的电路板支持用户在系统中放置传感器。
  • 孔间距与常见的 0.1 英寸原型设计试验电路板兼容。
用户指南: PDF | HTML
下载英文版本 (Rev.B): PDF | HTML
开发套件

EVMK2GX — 66AK2Gx 1GHz 评估模块

EVMK2GX(也称为“K2G”)1GHz 评估模块 (EVM) 可以让开发人员迅速开始评估 66AK2Gx 处理器系列,并加速音频、工业电机控制、智能电网保护和其他高可靠性实时计算密集型应用的开发。  66AK2Gx 与基于 KeyStone 的现有 SoC 器件类似,可以让 DSP 和 ARM 内核控制系统中的所有内存和外设。此架构有助于最大限度地提高软件灵活性,并可以在其中实现以 DSP 或 ARM 为中心的系统设计。

无论是 Linux 还是 TI-RTOS 操作系统,处理器 SDK 均支持此 EVM,而且此 EVM 采用 USB、PCIe 和千兆位以太网等主要外设。  (...)

用户指南: PDF
TI.com 上无现货
仿真模型

SN74AVC1T45 IBIS Model (Rev. B)

SCEM436B.ZIP (118 KB) - IBIS Model
PCB 布局

PMP7977 PCB

TIDU151.PDF (6781 KB)

许多 TI 参考设计都包括 SN74AVC1T45

通过我们的参考设计选择工具来审查并确定最适用于您应用和参数的设计。

封装 引脚数 下载
DSBGA (YZP) 6 了解详情
SOT-23 (DBV) 6 了解详情
SOT-5X3 (DRL) 6 了解详情
SOT-SC70 (DCK) 6 了解详情

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 认证摘要
  • 持续可靠性监测

支持与培训

视频