产品详情

CPU C24x Frequency (MHz) 40 Flash memory (kByte) 64 RAM (kByte) 5 ADC resolution (Bps) 10 Total processing (MIPS) 40 Features Watchdog timer UART 1 CAN (#) 1 PWM (Ch) 16 Number of ADC channels 16 Direct memory access (Ch) 0 SPI 1 QEP 2 Operating temperature range (°C) -55 to 125 Rating HiRel Enhanced Product Communication interface CAN, SPI, UART
CPU C24x Frequency (MHz) 40 Flash memory (kByte) 64 RAM (kByte) 5 ADC resolution (Bps) 10 Total processing (MIPS) 40 Features Watchdog timer UART 1 CAN (#) 1 PWM (Ch) 16 Number of ADC channels 16 Direct memory access (Ch) 0 SPI 1 QEP 2 Operating temperature range (°C) -55 to 125 Rating HiRel Enhanced Product Communication interface CAN, SPI, UART
LQFP (PGE) 144 484 mm² 22 x 22
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • High-Performance Static CMOS Technology
    • 25-ns Instruction Cycle Time (40 MHz)
    • 40-MIPS Performance
    • Low-Power 3.3-V Design
  • Based on TMS320C2xx DSP CPU Core
    • Code-Compatible With F243/F241/C242
    • Instruction Set and Module Compatible With F240/C240
  • On-Chip Memory
    • 32K Words x 16 Bits of Flash EEPROM (4 Sectors) or ROM
    • Programmable "Code-Security" Feature for the On-Chip Flash/ROM
    • Up to 2.5K Words x 16 Bits of Data/Program RAM
      • 544 Words of Dual-Access RAM
      • 2K Words of Single-Access RAM
  • Boot ROM
    • SCI/SPI Bootloader
  • External Memory Interface
    • 192K Words x 16 Bits of Total Memory:
         64K Program, 64K Data, 64K I/O
  • Watchdog (WD) Timer Module
  • 10-Bit Analog-to-Digital Converter (ADC)
    • 8 or 16 Multiplexed Input Channels
    • 375 ns or 500 ns MIN Conversion Time
    • Selectable Twin 8-State Sequencers Triggered by Two Event Managers
  • Controller Area Network (CAN) 2.0B Module
  • Serial Communications Interface (SCI)
  • 16-Bit Serial Peripheral Interface (SPI)
  • Two Event-Manager (EV) Modules (EVA and EVB), Each Includes:
    • Two 16-Bit General-Purpose Timers
    • Eight 16-Bit Pulse-Width Modulation (PWM) Channels Which Enable:
      • Three-Phase Inverter Control
      • Center- or Edge-Alignment of PWM Channels
      • Emergency PWM Channel Shutdown With External PDPINTx\ Pin
    • Programmable Deadband (Deadtime) Prevents Shoot-Through Faults
    • Three Capture Units for Time-Stamping of External Events
    • Input Qualifier for Select Pins
    • On-Chip Position Encoder Interface Circuitry
    • Synchronized A-to-D Conversion
    • Designed for AC Induction, BLDC, Switched Reluctance, and Stepper Motor Control
    • Applicable for Multiple Motor and/or Converter Control
  • Phase-Locked-Loop (PLL)-Based Clock Generation
  • 40 Individually Programmable, Multiplexed General-Purpose Input/Output (GPIO) Pins
  • Five External Interrupts (Power Drive Protection, Reset, Two Maskable Interrupts)
  • Power Management:
    • Three Power-Down Modes
    • Ability to Power Down Each Peripheral Independently
  • Real-Time JTAG-Compliant Scan-Based Emulation, IEEE Standard 1149.1 (JTAG)
  • Development Tools Include:
    • Texas Instruments (TI) ANSI C Compiler, Assembler/Linker, and Code Composer Studio™ Debugger
    • Evaluation Modules
    • Scan-Based Self-Emulation (XDS510™)
    • Broad Third-Party Digital Motor Control Support

Code Composer Studio and XDS510 are trademarks of Texas Instruments.
Other trademarks are the property of their respective owners.
Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port
TMS320C24x, TMS320C2000, TMS320, and C24x are trademarks of Texas Instruments.

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • High-Performance Static CMOS Technology
    • 25-ns Instruction Cycle Time (40 MHz)
    • 40-MIPS Performance
    • Low-Power 3.3-V Design
  • Based on TMS320C2xx DSP CPU Core
    • Code-Compatible With F243/F241/C242
    • Instruction Set and Module Compatible With F240/C240
  • On-Chip Memory
    • 32K Words x 16 Bits of Flash EEPROM (4 Sectors) or ROM
    • Programmable "Code-Security" Feature for the On-Chip Flash/ROM
    • Up to 2.5K Words x 16 Bits of Data/Program RAM
      • 544 Words of Dual-Access RAM
      • 2K Words of Single-Access RAM
  • Boot ROM
    • SCI/SPI Bootloader
  • External Memory Interface
    • 192K Words x 16 Bits of Total Memory:
         64K Program, 64K Data, 64K I/O
  • Watchdog (WD) Timer Module
  • 10-Bit Analog-to-Digital Converter (ADC)
    • 8 or 16 Multiplexed Input Channels
    • 375 ns or 500 ns MIN Conversion Time
    • Selectable Twin 8-State Sequencers Triggered by Two Event Managers
  • Controller Area Network (CAN) 2.0B Module
  • Serial Communications Interface (SCI)
  • 16-Bit Serial Peripheral Interface (SPI)
  • Two Event-Manager (EV) Modules (EVA and EVB), Each Includes:
    • Two 16-Bit General-Purpose Timers
    • Eight 16-Bit Pulse-Width Modulation (PWM) Channels Which Enable:
      • Three-Phase Inverter Control
      • Center- or Edge-Alignment of PWM Channels
      • Emergency PWM Channel Shutdown With External PDPINTx\ Pin
    • Programmable Deadband (Deadtime) Prevents Shoot-Through Faults
    • Three Capture Units for Time-Stamping of External Events
    • Input Qualifier for Select Pins
    • On-Chip Position Encoder Interface Circuitry
    • Synchronized A-to-D Conversion
    • Designed for AC Induction, BLDC, Switched Reluctance, and Stepper Motor Control
    • Applicable for Multiple Motor and/or Converter Control
  • Phase-Locked-Loop (PLL)-Based Clock Generation
  • 40 Individually Programmable, Multiplexed General-Purpose Input/Output (GPIO) Pins
  • Five External Interrupts (Power Drive Protection, Reset, Two Maskable Interrupts)
  • Power Management:
    • Three Power-Down Modes
    • Ability to Power Down Each Peripheral Independently
  • Real-Time JTAG-Compliant Scan-Based Emulation, IEEE Standard 1149.1 (JTAG)
  • Development Tools Include:
    • Texas Instruments (TI) ANSI C Compiler, Assembler/Linker, and Code Composer Studio™ Debugger
    • Evaluation Modules
    • Scan-Based Self-Emulation (XDS510™)
    • Broad Third-Party Digital Motor Control Support

Code Composer Studio and XDS510 are trademarks of Texas Instruments.
Other trademarks are the property of their respective owners.
Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port
TMS320C24x, TMS320C2000, TMS320, and C24x are trademarks of Texas Instruments.

The SM320LF2407A-EP is a member of the TMS320C24x™ generation of digital signal processor (DSP) controllers, and is part of the TMS320C2000™ platform of fixed-point DSPs. The 240xA devices offer the enhanced TMS320™ DSP architectural design of the C2xx core CPU for low-cost, low-power, and high-performance processing capabilities. Several advanced peripherals, optimized for digital motor and motion control applications, have been integrated to provide a true single-chip DSP controller. While code-compatible with the existing C24x™. DSP controller devices, the 2407A offers increased processing performance (40 MIPS) and a higher level of peripheral integration. See the TMS320x240xA Device Summary section for device-specific features.

The 240xA generation offers an array of memory sizes and different peripherals tailored to meet the specific price/performance points required by various applications. Flash devices of up to 32K words offer a cost-effective reprogrammable solution for volume production. The 240xA devices offer a password-based "code security" feature which is useful in preventing unauthorized duplication of proprietary code stored in on-chip Flash/ROM. Note that Flash-based devices contain a 256-word boot ROM to facilitate in-circuit programming. The 240xA family also includes ROM devices that are fully pin-to-pin compatible with their Flash counterparts.

All 240xA devices offer at least one event manager module which has been optimized for digital motor control and power conversion applications. Capabilities of this module include center- and/or edge-aligned PWM generation, programmable deadband to prevent shoot-through faults, and synchronized analog-to-digital conversion. Devices with dual event managers enable multiple motor and/or converter control with a single 240xA DSP controller. Select EV pins have been provided with an "input-qualifier" circuitry, which minimizes inadvertent pin-triggering by glitches.

The high-performance, 10-bit analog-to-digital converter (ADC) has a minimum conversion time of 375 ns and offers up to 16 channels of analog input. The autosequencing capability of the ADC allows a maximum of 16 conversions to take place in a single conversion session without any CPU overhead.

A serial communications interface (SCI) is integrated on all devices to provide asynchronous communication to other devices in the system. For systems requiring additional communication interfaces, the 2407A offers a 16-bit synchronous serial peripheral interface (SPI). The 2407A offers a controller area network (CAN) communications module that meets 2.0B specifications. To maximize device flexibility, functional pins are also configurable as general-purpose inputs/outputs (GPIOs).

To streamline development time, JTAG-compliant scan-based emulation has been integrated into all devices. This provides non-intrusive real-time capabilities required to debug digital control systems. A complete suite of code-generation tools from C compilers to the industry-standard Code Composer Studio™ debugger supports this family. Numerous third-party developers not only offer device-level development tools, but also system-level design and development support.

The SM320LF2407A-EP is a member of the TMS320C24x™ generation of digital signal processor (DSP) controllers, and is part of the TMS320C2000™ platform of fixed-point DSPs. The 240xA devices offer the enhanced TMS320™ DSP architectural design of the C2xx core CPU for low-cost, low-power, and high-performance processing capabilities. Several advanced peripherals, optimized for digital motor and motion control applications, have been integrated to provide a true single-chip DSP controller. While code-compatible with the existing C24x™. DSP controller devices, the 2407A offers increased processing performance (40 MIPS) and a higher level of peripheral integration. See the TMS320x240xA Device Summary section for device-specific features.

The 240xA generation offers an array of memory sizes and different peripherals tailored to meet the specific price/performance points required by various applications. Flash devices of up to 32K words offer a cost-effective reprogrammable solution for volume production. The 240xA devices offer a password-based "code security" feature which is useful in preventing unauthorized duplication of proprietary code stored in on-chip Flash/ROM. Note that Flash-based devices contain a 256-word boot ROM to facilitate in-circuit programming. The 240xA family also includes ROM devices that are fully pin-to-pin compatible with their Flash counterparts.

All 240xA devices offer at least one event manager module which has been optimized for digital motor control and power conversion applications. Capabilities of this module include center- and/or edge-aligned PWM generation, programmable deadband to prevent shoot-through faults, and synchronized analog-to-digital conversion. Devices with dual event managers enable multiple motor and/or converter control with a single 240xA DSP controller. Select EV pins have been provided with an "input-qualifier" circuitry, which minimizes inadvertent pin-triggering by glitches.

The high-performance, 10-bit analog-to-digital converter (ADC) has a minimum conversion time of 375 ns and offers up to 16 channels of analog input. The autosequencing capability of the ADC allows a maximum of 16 conversions to take place in a single conversion session without any CPU overhead.

A serial communications interface (SCI) is integrated on all devices to provide asynchronous communication to other devices in the system. For systems requiring additional communication interfaces, the 2407A offers a 16-bit synchronous serial peripheral interface (SPI). The 2407A offers a controller area network (CAN) communications module that meets 2.0B specifications. To maximize device flexibility, functional pins are also configurable as general-purpose inputs/outputs (GPIOs).

To streamline development time, JTAG-compliant scan-based emulation has been integrated into all devices. This provides non-intrusive real-time capabilities required to debug digital control systems. A complete suite of code-generation tools from C compilers to the industry-standard Code Composer Studio™ debugger supports this family. Numerous third-party developers not only offer device-level development tools, but also system-level design and development support.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 3
类型 标题 下载最新的英语版本 日期
* 数据表 SM320LF2407A-EP DSP Controller 数据表 (Rev. B) 2003年 10月 16日
* 勘误表 TMS320LF2407A, LF2406A, LF2403A, LF2402A DSP Controllers Silicon Errata (Rev. E) 2004年 7月 21日
* VID SM320LF2407A-EP VID V6204608 2016年 6月 21日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

软件编程工具

FTLF240X — LF240x 闪存工具

适用于 C2000™ 实时 TMS320LF240x 控制器的闪存工具
支持软件

SPRC141 TMS320LF240x/LF240A Flash API

支持的产品和硬件

支持的产品和硬件

产品
C2000 实时微控制器
SM320LF2407A-EP 具有 40MIPS 性能的 C2000™ 增强型产品 16 位 MCU TMS320LF2401A 16 位 DSP、40MHz 频率、8kw 闪存、32 引脚 TMS320LF2402A 16 位 DSP、40MHz 频率、8kw 闪存、64 引脚 TMS320LF2403A 16 位 DSP、40MHz 频率、16kw 闪存、64 引脚 TMS320LF2406A 16 位 DSP、40MHz 频率、32kw 闪存、100 引脚 TMS320LF2407A 16 位 DSP、40MHz 频率、32kw 闪存、144 引脚
设计工具

C2000-3P-SEARCH — 3P search tool

TI 与多家公司携手推出适用于 TI C2000 器件的各种解决方案和服务。这些公司可使用 C2000 器件加速您的量产流程。下载此搜索工具,快速浏览第三方详细信息,并寻找合适的第三方来满足您的需求。

该工具分为两大类 - 应用及闪存编程解决方案和服务。

“应用”类:

  1. 培训/研讨会
  2. 建模工具
  3. 电机控制
  4. 数字电源
  5. 软件栈
  6. 功能安全
  7. 信息安全
  8. 硬件服务
  9. 软件服务
封装 引脚 CAD 符号、封装和 3D 模型
LQFP (PGE) 144 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频