SCAN92LV090

正在供货

具有边界扫描功能的 9 通道总线 LVDS 收发器

产品详情

Function Transceiver Protocols BLVDS, JTAG IEEE1149.1 Number of transmitters 9 Number of receivers 9 Signaling rate (Mbps) 100 Input signal BLVDS, LVCMOS, LVDS, LVTTL Output signal BLVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols BLVDS, JTAG IEEE1149.1 Number of transmitters 9 Number of receivers 9 Signaling rate (Mbps) 100 Input signal BLVDS, LVCMOS, LVDS, LVTTL Output signal BLVDS Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (NZC) 64 64 mm² (8 mm × 8 mm) LQFP (PM) 64 144 mm² (12 mm × 12 mm)
  • IEEE 1149.1 (JTAG) Compliant
  • Bus LVDS Signaling
  • Low Power CMOS Design
  • High Signaling Rate Capability (Above 100 Mbps)
  • 0.1V to 2.3V Common Mode Range for VID = 200mV
  • ±100 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3V Operation
  • Glitch Free Power Up/Down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Designed for Double Termination Applications
  • Balanced Output Impedance
  • Product Offered in 64 Pin LQFP Package and NFBGA Package
  • High Impedance Bus Pins on Power Off (VCC = 0V)

All trademarks are the property of their respective owners.

  • IEEE 1149.1 (JTAG) Compliant
  • Bus LVDS Signaling
  • Low Power CMOS Design
  • High Signaling Rate Capability (Above 100 Mbps)
  • 0.1V to 2.3V Common Mode Range for VID = 200mV
  • ±100 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3V Operation
  • Glitch Free Power Up/Down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Designed for Double Termination Applications
  • Balanced Output Impedance
  • Product Offered in 64 Pin LQFP Package and NFBGA Package
  • High Impedance Bus Pins on Power Off (VCC = 0V)

All trademarks are the property of their respective owners.

The SCAN92LV090A is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is less than ±100 mV over a ±1V common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels.

This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), Test Clock (TCK), and the optional Test Reset (TRST).

The SCAN92LV090A is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is less than ±100 mV over a ±1V common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels.

This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), Test Clock (TCK), and the optional Test Reset (TRST).

下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同但引脚有所不同。
DS92LV090A 正在供货 9 通道总线 LVDS 收发器 Without boundary SCAN

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 SCAN92LV090 9 Channel Bus LVDS Transceiver w/ Boundary SCAN 数据表 (Rev. I) 2013-4-12

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

封装 引脚 CAD 符号、封装和 3D 模型
NFBGA (NZC) 64 Ultra Librarian
LQFP (PM) 64 Ultra Librarian

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频