产品详情

Sample rate (max) (Msps) 1000, 2000 Resolution (bps) 10 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2800 Features Ultra High Speed Rating Space Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2770 Architecture Folding Interpolating SNR (dB) 56.8 ENOB (bit) 9 SFDR (dB) 67.6 Operating temperature range (°C) -55 to 125 Input buffer Yes Radiation, TID (typ) (krad) 100 Radiation, SEL (MeV·cm2/mg) 120
Sample rate (max) (Msps) 1000, 2000 Resolution (bps) 10 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2800 Features Ultra High Speed Rating Space Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2770 Architecture Folding Interpolating SNR (dB) 56.8 ENOB (bit) 9 SFDR (dB) 67.6 Operating temperature range (°C) -55 to 125 Input buffer Yes Radiation, TID (typ) (krad) 100 Radiation, SEL (MeV·cm2/mg) 120
CCGA (NAA) 376 780.6436 mm² 27.94 x 27.94
  • Total Ionizing Dose 100 krad(Si)
  • Single Event Latch-Up 120 Mev-cm2/mg
  • Excellent Accuracy and Dynamic Performance
  • Low Power Consumption
  • R/W SPI Interface for Extended Control Mode
  • Internally Terminated, Buffered, Differential Analog Inputs
  • Ability to Interleave the 2 Channels to Operate 1 Channel at Twice the Conversion Rate
  • Test Patterns at Output for System Debug
  • Programmable 15-Bit Gain and 12-Bit Plus Sign Offset Adjustments
  • Option of 1:2 Demuxed or 1:1 Non-demuxed LVDS Outputs
  • Auto-sync Feature for Multi-chip Systems
  • Single 1.9 ±0.1-V Power Supply
  • 376 Ceramic Pin Grid Array Package (28.2 mm x 28.2 mm x 3.1 mm with 1.27 mm ball-pitch)
  • Total Ionizing Dose 100 krad(Si)
  • Single Event Latch-Up 120 Mev-cm2/mg
  • Excellent Accuracy and Dynamic Performance
  • Low Power Consumption
  • R/W SPI Interface for Extended Control Mode
  • Internally Terminated, Buffered, Differential Analog Inputs
  • Ability to Interleave the 2 Channels to Operate 1 Channel at Twice the Conversion Rate
  • Test Patterns at Output for System Debug
  • Programmable 15-Bit Gain and 12-Bit Plus Sign Offset Adjustments
  • Option of 1:2 Demuxed or 1:1 Non-demuxed LVDS Outputs
  • Auto-sync Feature for Multi-chip Systems
  • Single 1.9 ±0.1-V Power Supply
  • 376 Ceramic Pin Grid Array Package (28.2 mm x 28.2 mm x 3.1 mm with 1.27 mm ball-pitch)

The ADC10D1000 is the latest advance in TI's Ultra-High-Speed ADC family of products. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution at sampling rates of up to 1.0 GSPS in dual channel mode or 2.0 GSPS in single channel mode. The ADC10D1000 achieves excellent accuracy and dynamic performance while consuming a typical 2.9 W of power. This space grade, Radiation Tolerant part is rad hard to a single event latch up level of greater than 120MeV and a total dose (TID) of 100 krad(Si). The product is packaged in a hermatic 376 column thermally enhanced CPGA package rated over the temperature range of -55°C to +125°C.

The ADC10D1000 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. New features include an auto-sync feature for multi-chip synchronization, independent programmable15-bit gain and 12-bit offset adjustment per channel, LC tank filter on the clock input, and the option of two's complement format for the digital output data. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal track-and-hold amplifier and the self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 8.9 Effective Number of Bits (ENOB) with a 498 MHz input signal and a 1.0 GHz sample rate while providing a 10−18 Code Error Rate (C.E.R.) Consuming a typical 2.9 W in Non-Demultiplex Mode at 1.0 GSPS from a single 1.9-V supply, this device is ensured to have no missing codes over the full operating temperature range.

Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demultiplexed Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower, but two times wider to relax data-capture timing margin. The two channels (I and Q) can also be interleaved (DES Mode) and used as a single 2.0 GSPS ADC to sample on the Q input. The output formatting is offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8 V and 1.2 V.

The ADC10D1000 is the latest advance in TI's Ultra-High-Speed ADC family of products. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution at sampling rates of up to 1.0 GSPS in dual channel mode or 2.0 GSPS in single channel mode. The ADC10D1000 achieves excellent accuracy and dynamic performance while consuming a typical 2.9 W of power. This space grade, Radiation Tolerant part is rad hard to a single event latch up level of greater than 120MeV and a total dose (TID) of 100 krad(Si). The product is packaged in a hermatic 376 column thermally enhanced CPGA package rated over the temperature range of -55°C to +125°C.

The ADC10D1000 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. New features include an auto-sync feature for multi-chip synchronization, independent programmable15-bit gain and 12-bit offset adjustment per channel, LC tank filter on the clock input, and the option of two's complement format for the digital output data. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal track-and-hold amplifier and the self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 8.9 Effective Number of Bits (ENOB) with a 498 MHz input signal and a 1.0 GHz sample rate while providing a 10−18 Code Error Rate (C.E.R.) Consuming a typical 2.9 W in Non-Demultiplex Mode at 1.0 GSPS from a single 1.9-V supply, this device is ensured to have no missing codes over the full operating temperature range.

Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demultiplexed Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower, but two times wider to relax data-capture timing margin. The two channels (I and Q) can also be interleaved (DES Mode) and used as a single 2.0 GSPS ADC to sample on the Q input. The output formatting is offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8 V and 1.2 V.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 20
类型 标题 下载最新的英语版本 日期
* 数据表 ADC10D1000QML Low-Power, 10-Bit, Dual 1-GSPS or Single 2-GSPS Analog-to-Digital Converter 数据表 (Rev. G) PDF | HTML 2016年 12月 7日
* 辐射与可靠性报告 ADC Single Event Upset Test Method 2012年 5月 7日
* 辐射与可靠性报告 ADC10D1000CCMLS SEE Report 2012年 5月 7日
* 辐射与可靠性报告 ADC10D1000CCMLS TID Report 2012年 5月 7日
* 辐射与可靠性报告 CMOS Low Dose Rate Paper 2012年 5月 7日
* 辐射与可靠性报告 Analysis of Low Dose Rate Effects on Parasitic Bipolar Structures in CMOS Proces 2012年 5月 4日
应用简报 经 DLA 批准的 QML 产品优化 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2024年 6月 10日
选择指南 TI Space Products (Rev. J) 2024年 2月 12日
更多文献资料 TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 2023年 8月 31日
应用手册 单粒子效应置信区间计算 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2022年 12月 2日
应用手册 重离子轨道环境单粒子效应估算 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2022年 11月 30日
应用简报 了解音频电路中的运算放大器噪声 PDF | HTML 英语版 PDF | HTML 2022年 11月 14日
电子书 电子产品辐射手册 (Rev. B) 2022年 5月 7日
电子书 电子产品辐射手册 (Rev. A) 2019年 5月 21日
应用手册 AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G) 2017年 2月 3日
应用手册 Signal Chain Noise Figure Analysis 2014年 10月 29日
应用手册 Synchronizing the Giga-Sample ADCs Interfaced with Multiple FPGAs 2014年 8月 6日
应用手册 AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C) 2013年 5月 1日
应用手册 From Sample Instant to Data Output: Understanding Latency in the GSPS ADC 2012年 12月 18日
产品概述 ADC12Dxx00RF Direct RF-Sampling ADC Family 2012年 5月 16日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

ADC-LD-BB — ADC 低失真不平衡变压器板

One ADC-LD-BB board is included in the hardware kit with the GSPS analog-to-digital converter (ADC) reference boards. Since the analog inputs to the ADC1xDxx00RB are differential and most signal sources are single ended, these balun boards are generally used to achieve (...)

用户指南: PDF
TI.com 上无现货
仿真模型

ADC10D1000QML IBIS Model

SNAM012.ZIP (42 KB) - IBIS Model
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 CAD 符号、封装和 3D 模型
CCGA (NAA) 376 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频