• Menu
  • Product
  • Email
  • PDF
  • Order now
  • LM53625/35-Q1 2.5A 或 3.5A、36V 同步 2.1MHz 降压直流/直流转换器

    • ZHCSO42B December   2015  – July 2021 LM53625-Q1 , LM53635-Q1

      PRODUCTION DATA  

  • CONTENTS
  • SEARCH
  • LM53625/35-Q1 2.5A 或 3.5A、36V 同步 2.1MHz 降压直流/直流转换器
  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Device Comparison
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 System Characteristics
    7. 7.7 Timing Characteristics
    8. 7.8 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
      1. 8.2.1 Control Scheme
    3. 8.3 Feature Description
      1. 8.3.1 RESET Flag Output
      2. 8.3.2 Enable and Start-Up
      3. 8.3.3 Soft-Start Function
      4. 8.3.4 Current Limit
      5. 8.3.5 Hiccup Mode
      6. 8.3.6 Synchronizing Input
      7. 8.3.7 Undervoltage Lockout (UVLO) and Thermal Shutdown (TSD)
      8. 8.3.8 Input Supply Current
    4. 8.4 Device Functional Modes
      1. 8.4.1 AUTO Mode
      2. 8.4.2 FPWM Mode
      3. 8.4.3 Dropout
      4. 8.4.4 Input Voltage Frequency Foldback
    5. 8.5 Spread-Spectrum Operation
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 General Application
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 External Components Selection
            1. 9.2.1.2.1.1 Input Capacitors
              1. 9.2.1.2.1.1.1 Input Capacitor Selection
            2. 9.2.1.2.1.2 Output Inductors and Capacitors Selection
              1. 9.2.1.2.1.2.1 Inductor Selection
              2. 9.2.1.2.1.2.2 Output Capacitor Selection
          2. 9.2.1.2.2 Setting the Output Voltage
            1. 9.2.1.2.2.1 FB for Adjustable Versions
          3. 9.2.1.2.3 VCC
          4. 9.2.1.2.4 BIAS
          5. 9.2.1.2.5 CBOOT
          6. 9.2.1.2.6 Maximum Ambient Temperature
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Fixed 5-V Output for USB-Type Applications
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
        3. 9.2.2.3 Application Curves
      3. 9.2.3 Fixed 3.3-V Output
        1. 9.2.3.1 Design Requirements
        2. 9.2.3.2 Detailed Design Procedure
        3. 9.2.3.3 Application Curves
      4. 9.2.4 Adjustable Output
        1. 9.2.4.1 Design Requirements
        2. 9.2.4.2 Detailed Design Procedure
        3. 9.2.4.3 Application Curves
    3. 9.3 What to Do and What Not to Do
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 第三方产品免责声明
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 接收文档更新通知
    4. 12.4 支持资源
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 术语表
  13. 13Mechanical, Packaging, and Orderable Information
  14. 重要声明
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

LM53625/35-Q1 2.5A 或 3.5A、36V 同步 2.1MHz 降压直流/直流转换器

本资源的原文使用英文撰写。 为方便起见,TI 提供了译文;由于翻译过程中可能使用了自动化工具,TI 不保证译文的准确性。 为确认准确性,请务必访问 ti.com 参考最新的英文版本(控制文档)。

1 特性

  • 符合 AEC-Q100 汽车标准:
    • 器件温度等级 1:–40°C 至 +125°C 环境工作温度范围
    • 器件 HBM 分类等级 2
    • 器件 CDM 分类等级 C6
  • –40°C 至 +150°C 结温范围
  • 空载条件下具有 15µA 静态电流(典型值)和 3.3V 输出
  • 具有或不具有可湿性侧面以及 0.6mm VIN 间距的 5.0mm × 4.0mm VQFN 封装
  • 低 EMI 和开关噪声
  • 展频选项
  • 外部频率同步
  • 具有内部滤波器和 3ms 释放计时器的 RESET 输出
  • 引脚可选强制 PWM 模式
  • 内置补偿、软启动、电流限制、热关断和 UVLO
  • 在 3.5A、105°C TA 条件下具有 0.6V 压降
  • ±1% 输出电压容差(TJ 为 –40°C 至 125°C)
  • 提供 5V、3.3V 固定输出或可调输出

2 应用

  • 远程信息处理
  • 音响主机
  • 仪表组
  • 电池供电型应用

3 说明

LM53625-Q1/LM53635-Q1 同步降压稳压器针对汽车应用进行了优化,能够提供 5V、3.3V 的输出电压或可调输出电压。LM53625-Q1/LM53635-Q1 可利用高级高速电路,在 2.1MHz 的固定频率下通过 18V 输入产生 3.3V 的稳压输出。LM53625-Q1/LM53635-Q1 采用创新型架构,在输入电压仅为 3.55V 时也可提供 3.3V 稳压输出。该器件针对汽车和性能驱动型行业客户进行了全方位优化。器件的输入电压高达 36V,容许的瞬态电压高达 42V,因此简化了输入浪涌保护设计。该器件采用通过汽车认证的 Hotrod QFN 可湿性侧面封装,可降低寄生电感和电阻,同时可提高效率、更大限度减小开关节点振铃,并大幅降低电磁干扰 (EMI)。开漏复位输出具有内置的滤波和延迟功能,可提供正确的系统状态指示。凭借这一特性,器件无需使用附加监控元件,这节省了成本和电路板空间。器件可在 PWM 和 PFM 两种模式之间无缝切换,并且低静态电流(3.3V 选项仅为 15µA)确保了其在所有负载条件下均可展现高效率和出色的瞬态响应。

器件信息
器件名称 封装(1) 封装尺寸
LM53625-Q1 VQFN-HR (22) 5.00mm × 4.00mm
LM53635-Q1
(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。
GUID-F7D28089-A1A8-4F22-9203-409FBAD41580-low.png典型应用电路
GUID-0C7B6AB8-B819-437B-876D-7EAF4AB75CE0-low.jpg典型车用布局 (22mm x 12.5mm)

4 Revision History

Changes from Revision A (May 2016) to Revision B (July 2021)

  • 更新了整个文档中的表格、图和交叉参考的编号格式Go
  • 更新了应用Go
  • Added the non-wettable flank optionsGo
  • Changed Corrected thermal model Go
  • Changed Modified test condition. This parameter is not tested at 1AGo
  • Added Added thermal model for part mounted on typical EVM Go

Changes from Revision * (December 2015) to Revision A (May 2016)

  • 将“产品预览”更改为“量产数据”Go

5 Device Comparison

Table 5-1 LM53625-Q1 Devices (2.5-A Output)
PART NUMBER OUTPUT VOLTAGE SPREAD SPECTRUM PACKAGE QTY WETTABLE FLANKS
LM53625AQRNLRQ1 Adjustable No 3000 Y
LM53625AQRNLTQ1 Adjustable No 250 Y
LM536253QRNLRQ1 3.3 V No 3000 Y
LM536253QRNLTQ1 3.3 V No 250 Y
LM536255QRNLRQ1 5 V No 3000 Y
LM536255QRNLTQ1 5 V No 250 Y
LM53625MQRNLRQ1 Adjustable Yes 3000 Y
LM53625MQRNLTQ1 Adjustable Yes 250 Y
LM53625NQRNLRQ1 3.3 V Yes 3000 Y
LM53625NQRNLTQ1 3.3 V Yes 250 Y
LM53625LQRNLRQ1 5 V Yes 3000 Y
LM53625LQRNLTQ1 5 V Yes 250 Y
LM53625NQURNLRQ1 3.3 V Yes 3000 N
LM53625MQURNLRQ1 Adjustable Yes 3000 N
LM53625LQURNLRQ1 5 V Yes 3000 N
Table 5-2 LM53635-Q1 Devices (3.5-A Output)
PART NUMBER OUTPUT VOLTAGE SPREAD SPECTRUM PACKAGE QTY Wettable Flanks
LM53635AQRNLRQ1 Adjustable No 3000 Y
LM53635AQRNLTQ1 Adjustable No 250 Y
LM536353QRNLRQ1 3.3 V No 3000 Y
LM536353QRNLTQ1 3.3 V No 250 Y
LM536355QRNLRQ1 5 V No 3000 Y
LM536355QRNLTQ1 5 V No 250 Y
LM53635MQRNLRQ1 Adjustable Yes 3000 Y
LM53635MQRNLTQ1 Adjustable Yes 250 Y
LM53635NQRNLRQ1 3.3 V Yes 3000 Y
LM53635NQRNLTQ1 3.3 V Yes 250 Y
LM53635LQRNLRQ1 5 V Yes 3000 Y
LM53635LQRNLTQ1 5 V Yes 250 Y
LM53635MQURNLRQ1 Adjustable Yes 3000 N
LM53635NQURNLRQ1 3.3 V Yes 3000 N

6 Pin Configuration and Functions

GUID-88DCA875-A200-4333-98FA-E574F78650F4-low.gifFigure 6-1 RNL Package22-Pin VQFNTop View
Table 6-1 Pin Functions
PIN I/O(1) DESCRIPTION
NO. NAME
1 VCC A Internal 3.1-V LDO output. Used as supply to internal control circuits. Connect a high-quality 4.7-µF capacitor from this pin to AGND.
2 CBOOT P Bootstrap capacitor connection for gate drivers. Connect a high quality 470-nF capacitor from this pin to the SW pin.
3 SYNC I Synchronization input to regulator. Used to synchronize the device switching frequency to a system clock. Triggers on rising edge of external clock; frequency must be in the range of 1.9 MHz and 2.3 MHz.
4 PVIN1 P Input supply to regulator. Connect input bypass capacitors directly to this pin and PGND pins. Connect PVIN1 and PVIN2 pins directly together at PCB.
5, 6, 7, 8 PGND1 G Power ground to internal low side MOSFET. These pins must be tied together on the PCB. Connect PGND1 and PGND2 directly together at PCB. Connect to AGND and system ground.
9 SW P Regulator switch node. Connect to power inductor.
10, 11, 12, 13 PGND2 G Power ground to internal low side MOSFET. These pins must be tied together. Connect PGND1 and PGND2 directly together at PCB. Connect to AGND and system ground.
14 PVIN2 P Input supply to regulator. Connect input bypass capacitors directly to this pin and PGND pins. Connect PVIN1 and PVIN2 pins directly together at PCB.
15 AVIN A Analog VIN, Connect to PVIN1 and PVIN2 on PCB.
16 FPWM I Do not float. Mode control input of regulator. High = FPWM, low = Automatic light load mode.
17 NC — No internal connection
18 EN I Enable input to regulator. High = on, Low = off. Can be connected to VIN. Do not float.
19 RESET O Open drain reset output flag. Connect to suitable voltage supply through a current limiting resistor. High = regulator OK, Low = regulator fault. Goes low when EN = low.
20 AGND G Analog ground for regulator and system. All electrical parameters are measured with respect to this pin. Connect to PGND on PCB
21 FB A Feedback input to regulator. Connect to output voltage node for fixed VOUT options. Connect to feedback voltage divider for adjustable option.
22 BIAS P Input to auxiliary bias regulator. Connect to output voltage node.
(1) A = Analog, O = Output, I = Input, G = Ground, P = Power

7 Specifications

7.1 Absolute Maximum Ratings

over the recommended operating junction temperature range of –40°C to +150°C (unless otherwise noted)(1)
PARAMETERMINMAXUNIT
VIN (AVIN,PVIN1 and PVIN2) to AGND, PGND1 and PGND2(2)–0.340V
SW to AGND, PGND(3)–0.3VIN + 0.3V
CBOOT to SW–0.33.6V
EN to AGND, PGND(2)(4)–0.340V
BIAS to AGND, PGND–0.316V
FB to AGND, PGND–0.316V
RESET to AGND, PGND–0.38V
RESET sink current(5)10mA
SYNC to AGND,PGND(2)(4)–0.340V
FPWM to AGND,PGND(4)–0.340V
VCC to AGND,PGND–0.33.6V
Junction temperature–40150°C
Storage temperature, Tstg–40150°C
(1) Stresses beyond those listed under Section 7.1 may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under Section 7.3 are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) A maximum of 42 V can be sustained at this pin for a duration of ≤ 500 ms at a duty cycle of ≤ 0.01%.
(3) A voltage of 2 V below PGND and 2 V above VIN can appear on this pin for ≤ 200 ns with a duty cycle of ≤ 0.01%.
(4) Under no conditions should the voltage on this pin be allowed to exceed the voltage on the PVIN1,PVIN2 or AVIN pins by more than 0.3 V.
(5) Do not exceed the voltage rating on this pin.

7.2 ESD Ratings

VALUEUNIT
V(ESD)Electrostatic dischargeHuman-body model (HBM), per AEC Q100-002(1)±2500V
Charged-device model (CDM), per AEC Q100-011±1000
(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over the recommended operating junction temperature range of –40°C to +150°C (unless otherwise noted)
MINNOMMAXUNIT
Input voltage after start-up(1)3.936V
Output voltage for 3.3-V LM53625/35-Q1(2)3.4V
Output voltage for 5-V LM53625/35-Q1(2)5.2V
Output adjustment for adjustable version of LM53625/35-Q1(2)3.310V
Load current for LM53625-Q1, fixed output option and adjustable2.5A
Load current for LM53635-Q1, fixed output option and adjustable3.5A
Junction temperature for 1000-hour lifetime–40125°C
Junction temperature for 408-hour lifetime–40150°C
(1) An extended input voltage range to 3.5 V is possible; see Section 7.6 table. See Input UVLO for start-up conditions.
(2) The output voltage must not be allowed to fall below zero volts during normal operation.

7.4 Thermal Information

THERMAL METRIC(1)LM53625/35-Q1UNIT
RNL (VQFN)
22 PINS
RθJAJunction-to-ambient thermal resistance29.4°C/W
RθJCJunction-to-case (top) thermal resistance14.2°C/W
RθJBJunction-to-board thermal resistance5.4°C/W
ψJTJunction-to-top characterization parameter1.2°C/W
ψJBJunction-to-board characterization parameter5.4°C/W
RθJC(bot)Junction-to-case (bottom) thermal resistance2.4°C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of –40°C to +150°C, unless otherwise noted. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at Tj = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 13.5 V.
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
VFBInitial output voltage accuracyVIN = 3.8 V to 36 V, TJ = 25°C–1%1%
VIN = 3.8 V to 36 V–1.5%1.5%
IQOperating quiescent current; measured at VIN pin when enabled and not switching(1)VIN = 13.5 V, VBIAS = 5 V6µA
VIN = 13.5 V, VBIAS = 5 V, TJ = 85°C16
IBBias current into BIAS pin, enabled, not switchingVIN = 13.5 V, VBIAS = 5 V, FPWM = 0 V35µA
VIN = 13.5 V, VBIAS = 3.3 V, FPWM = 0 V35
ISDShutdown quiescent current; measured at VIN pinEN ≤ 0.4 V, TJ = 25°C2µA
EN ≤ 0.4 V, TJ = 85°C3
EN ≤ 0.4V, TJ = 150°C5
VIN-OPERATEMinimum input voltage to operateRising3.23.553.95V
Falling2.953.253.55
Hysteresis0.280.30.4
VRESETRESET upper threshold voltageRising, % of VOUT105%107%110%
RESET lower threshold voltageFalling, % VOUT92%94%96.5%
Magnitude of RESET lower threshold from steady state output voltageSteady-state output voltage and RESET threshold read at the same TJ and VIN96%
VRESET_HYSTRESET hysteresis as a percent of output voltage setpoint±1
VRESET_VALIDMinimum input voltage for proper RESET function50-µA pullup to RESET pin, EN = 0 V, TJ= 25°C1.5V
VOLLow level RESET function output voltage50-µA pullup to RESET pin, VIN =1.5 V, EN = 0 V0.4V
0.5-mA pullup to RESET pin, VIN =13.5 V, EN=0 V0.4
1-mA pullup to RESET pin, VIN =13.5 V, EN=3.3 V0.4
FSWSwitching frequencyVIN = 13.5 V, center frequency with spread spectrum, PWM operation1.852.12.35MHz
VIN = 13.5 V, without spread spectrum, PWM operation1.852.12.35
FSYNCSync frequency range1.92.12.3MHz
DSYNCSync input duty cycle rangeHigh state input < 5.5 V and > 2.3 V25%75%
VFPWMFPWM input threshold voltageFPWM input high (MODE = FPWM)1.5V
FPWM input low (MODE = AUTO with diode emulation)0.4
FPWM input hysteresis0.151
FSSSFrequency span of spread spectrum operation±3%
FPSSSpread-spectrum pattern frequency(2)9Hz
FSW-SSSwitching Frequency while in spread spectrumVIN = 13.5 V, PWM operation1.81MHz
IFPWMFPWM leakage currentVIN = 13.5 V, VFPWM = 3.3 V1µA
VIN = VFPWM = 13.5 V5
ISYNCSYNC leakage currentVIN = 13.5 V, VSYNC = 3.3 V1µA
VIN = VSYNC = 13.5 V5
IL-HSHigh-side switch current limitLM536253.556.5A
LM536354.567.5
IL-LSLow-side switch current limitLM536252.53.54.1A
LM536353.54.55.1
IL-ZCZero-cross current limit FPWM = low–0.02A
IL-NEGNegative current limit FPWM = high–1.5
RDSONPower switch on-resistanceHigh-side MOSFET RDSON, VIN = 13 V, IL=1A60130mΩ
Low-side MOSFET RDSON, VIN = 13 V, IL=1A4080
VENEnable input threshold voltage - risingEnable rising1.72V
VEN_HYSTEnable threshold hysteresis0.450.55V
VEN_WAKEEnable wake-up threshold0.4V
IENEN pin input currentVIN = VEN = 13.5 V25µA
VCCInternal VCC voltageVIN 13.5 V, VBIAS = 0 V3.05V
VIN = 13.5 V, VBIAS = 3.3 V3.15
VCC_UVLOInternal VCC input undervoltage lockoutVIN rising2.7V
Hysteresis below VCC-UVLO185mV
IFBInput current from FB to AGNDAdjustable LM53625/35-Q1, FB=1 V20nA
VREFReference voltage for adjustable option onlyTJ = 25°C0.99311.007V
TJ = –40°C to 125°C0.9911.01
TJ = –40°C to 150°C0.98511.015
RRESETRDSON of RESEToutputPull FB pin low. Sink 1-mA at RESET pin5085Ω
VSYNCVIH1.5V
VIL0.4
VHYST0.151
TSDThermal shutdown thresholds(2)Rising155175°C
Hysteresis15
DMAXMaximum switch duty cycleFsw = 2.1 MHz80%
While in dropout(2)98%
(1) This is the current used by the device while not switching, open loop on the ATE. It does not represent the total input current from the regulator system.
(2) Ensured by Design, Not tested at production.

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale