ZHCSHM2D June   2018  – April 2025 TPS746-Q1

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Timing Requirements
    7. 5.7 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagrams
    3. 6.3 Feature Description
      1. 6.3.1 Undervoltage Lockout (UVLO)
      2. 6.3.2 Shutdown
      3. 6.3.3 Foldback Current Limit
      4. 6.3.4 Thermal Shutdown
    4. 6.4 Device Functional Modes
      1. 6.4.1 Normal Operation
      2. 6.4.2 Dropout Operation
      3. 6.4.3 Disabled
  8. 7 Application and Implementation
    1. 7.1 Application Information
      1. 7.1.1 Adjustable Device Feedback Resistors
      2. 7.1.2 Input and Output Capacitor Selection
      3. 7.1.3 Dropout Voltage
      4. 7.1.4 Exiting Dropout
      5. 7.1.5 Reverse Current
      6. 7.1.6 Power Dissipation (PD)
      7. 7.1.7 Power-Good Function
      8. 7.1.8 Feed-Forward Capacitor (CFF)
      9. 7.1.9 Start-Up Sequencing
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Input Current
        2. 7.2.2.2 Thermal Dissipation
      3. 7.2.3 Application Curve
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Examples
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
      1. 8.1.1 Device Nomenclature
    2. 8.2 Documentation Support
      1. 8.2.1 Related Documentation
    3. 8.3 接收文档更新通知
    4. 8.4 支持资源
    5. 8.5 Trademarks
    6. 8.6 静电放电警告
    7. 8.7 术语表
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

4 Pin Configuration and Functions

TPS746-Q1 DRV Package,6-Pin Adjustable WSON(Top View) Figure 4-1 DRV Package,6-Pin Adjustable WSON(Top View)
TPS746-Q1 DRB Package,8-Pin Adjustable VSON(Top View) Figure 4-3 DRB Package,8-Pin Adjustable VSON(Top View)
TPS746-Q1 DRV Package,6-Pin Fixed WSON(Top View) Figure 4-2 DRV Package,6-Pin Fixed WSON
(Top View)
TPS746-Q1 DRB Package,8-Pin Fixed VSON(Top View) Figure 4-4 DRB Package,8-Pin Fixed VSON
(Top View)
Table 4-1 Pin Functions
PIN I/O DESCRIPTION
NAME DRV
(Fixed)		 DRV
(Adjust)		 DRB
(Fixed)		 DRB
(Adjust)
EN 4 4 5 5 Input Enable pin. Drive EN greater than VEN(HI) to turn on the regulator. Drive EN less than VEN(LO) to put the low-dropout regulator (LDO) into shutdown mode.
FB — 2 — 3 — This pin is used as an input to the control loop error amplifier and is used to set the output voltage of the LDO.
GND 3 3 4 4 — Ground pin.
IN 6 6 8 8 Input Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground as listed in the Recommended Operating Conditions table and the Input and Output Capacitor Selection section. Place the input capacitor as close to the output of the device as possible.
NC 2 — 2, 3, 7 2, 7 — No internal connection. Ground this pin for better thermal performance.
OUT 1 1 1 1 Output Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground; see the Recommended Operating Conditions table and the Input and Output Capacitor Selection section. Place the output capacitor as close to the output of the device as possible.
PG 5 5 6 6 Output Power-good output. Available in open-drain and push-pull topologies. A pullup resistor is required for the open-drain version. For the open-drain version, if the power-good functionality is not being used, ground this pin or leave floating. For the push-pull version, if the power-good functionality is not being used, leave this pin floating.
Thermal Pad — The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.