SPRUJ66C February   2023  – July 2026

 

  1.   1
  2.   Description
  3.   Get Started
  4.   Features
  5.   Applications
  6.   6
  7. 1Evaluation Module Overview
    1. 1.1 Introduction
    2. 1.2 Kit Contents
    3. 1.3 Specification
      1. 1.3.1 Key Features
        1. 1.3.1.1 Processor
        2. 1.3.1.2 Memory
        3. 1.3.1.3 JTAG Emulator
        4. 1.3.1.4 Supported Interfaces and Peripherals
        5. 1.3.1.5 Expansion Connectors Headers to Support Application Specific Add On Boards
    4. 1.4 Device Information
  8. 2Hardware
    1. 2.1 EVM Revisions and Assembly Variants
    2. 2.2 System Description
      1. 2.2.1 Board Image With Markings
      2. 2.2.2 Functional Block Diagram
      3. 2.2.3 Power Requirements
      4. 2.2.4 Power ON/OFF Procedures
        1. 2.2.4.1 Power-On Procedure
        2. 2.2.4.2 Power-Off Procedure
        3. 2.2.4.3 Power Indication LED
        4. 2.2.4.4 Power Test Points
      5. 2.2.5 AM62A Low Power SK EVM Interface Mapping
      6. 2.2.6 Peripheral and Major Component Description
        1. 2.2.6.1  Clocking
          1. 2.2.6.1.1 Peripheral Ref Clock
        2. 2.2.6.2  Reset
        3. 2.2.6.3  CSI Interface
        4. 2.2.6.4  Audio Codec Interface
        5. 2.2.6.5  HDMI Display Interface
        6. 2.2.6.6  JTAG Interface
        7. 2.2.6.7  Test Automation Header
        8. 2.2.6.8  UART Interface
        9. 2.2.6.9  USB Interface
          1. 2.2.6.9.1 USB 2.0 Type A Interface
          2. 2.2.6.9.2 USB 2.0 Type C Interface
        10. 2.2.6.10 Memory Interfaces
          1. 2.2.6.10.1 LPDDR4 Interface
          2. 2.2.6.10.2 Octal Serial Peripheral Interface (OSPI)
          3. 2.2.6.10.3 MMC Interfaces
            1. 2.2.6.10.3.1 MMC0 - eMMC Interface
            2. 2.2.6.10.3.2 MMC1 - Micro SD Interface
            3. 2.2.6.10.3.3 MMC2 - M.2 Key E Interface
          4. 2.2.6.10.4 Board ID EEPROM
        11. 2.2.6.11 Ethernet Interface
          1. 2.2.6.11.1 CPSW Ethernet PHY Default Configuration
        12. 2.2.6.12 GPIO Port Expander
        13. 2.2.6.13 GPIO Mapping
        14. 2.2.6.14 Power
          1. 2.2.6.14.1 Power Input
          2. 2.2.6.14.2 Power Supply
          3. 2.2.6.14.3 AM62A SoC Power
          4. 2.2.6.14.4 Current Monitoring
        15. 2.2.6.15 AM62A Low Power SK EVM User Setup and Configuration
          1. 2.2.6.15.1 Boot Modes
          2. 2.2.6.15.2 User Test LEDs
        16. 2.2.6.16 Expansion Headers
          1. 2.2.6.16.1 User Expansion Connector
          2. 2.2.6.16.2 MCU Connector
        17. 2.2.6.17 I2C Address Mapping
  9. 3Hardware Design Files
    1. 3.1 Schematics, PCB Layout and BOM
  10. 4Additional Information
    1. 4.1 Known Hardware or Software Issues
      1. 4.1.1 Issue 8 – Wake-up Through MCU and WKUP UART Not Functioning
    2. 4.2 EMC, EMI, and ESD Compliance
    3. 4.3 Trademarks
    4.     74
  11. 5References
  12. 6Revision History
2.2.6.14.3 AM62A SoC Power

The core voltage of the AM62A SOC can be 0.75V or 0.85V based on the PMIC Configuration and on the power optimization requirement. By default, the PMIC is configured to supply VDD_CORE to 0.75V. Change the core voltage to 0.85V by changing the PMIC configuration register. Current monitors are provided on all the SOC Power rails.

The SOC has different IO groups. Each IO group is powered by specific power supplies as listed in Table 2-15.

Table 2-15 Soc Power Supply
Sl.No Power Supply SoC Supply Rails IO Power Group Voltage
1 VDD_CORE VDDA_CORE_USB USB 0.75 or 0.85
VDDA_CORE_CSI CSI
VDD_CANUART CANUART
VDD_CORE CORE
2 VDDR_CORE VDDR_CORE CORE 0.85
3 VDDA_1V8 VDDA_1V8_CSIRX CSI 1.8
VDDA_1V8_USB USB
VDDA_1V8_MCU MCU GENERAL
VDDA_1V8_OSCO OSCO
VDDA_PLL[0:4]
4 VDD_LPDDR4 VDDS_DDR DDR0 1.1
VDDS_DDR_C
5 CAN_IO_3V3 VDDSHV_CANUART CANUART 3.3
6 VPP_1V8 VPP_1V8 1.8
7 SoC_VDDSHV5_SDIO VDDSHV5 MMC1 3.3/ 1.8
8 SOC_DVDD1V8 VDDSHV1 OSPI 1.8
VDDSHV4 MMC0
VDDSHV6 MMC2
VMON_1P8_SOC
9 SOC_DVDD3V3 VDDSHV0 GENERAL 3.3
VDDSHV2 RGMII
VDDSHV3 GPMC
VDDSHV_MCU MCU GENERAL
VMON_3P3_SOC
VDDA_3P3_USB USB