SLVUCL9 june   2023 TPS65219

 

  1.   1
  2.   ABSTRACT
  3.   Trademarks
  4. 1Introduction
  5. 2EEPROM Device Settings
    1. 2.1  PDN and Sequence Diagrams
      1. 2.1.1 TPS6521907 Sequence and Power Block Diagram
    2. 2.2  Device ID
    3. 2.3  Enable Settings
    4. 2.4  Regulator Voltage Settings
    5. 2.5  Power-Up Sequence Settings
    6. 2.6  Power-Down Sequence Settings
    7. 2.7  EN / PB / VSENSE Settings
    8. 2.8  Multi-Function Pin Settings
    9. 2.9  Over-Current Deglitch
    10. 2.10 Mask Settings
    11. 2.11 Discharge Check
    12. 2.12 Multi PMIC Config

2.7 EN / PB / VSENSE Settings

The EN/PB/VSENSE pin is used to enable or disable the PMIC. This pin can be configured in one of three ways: EN, PB or VSENSE. The table below shows the default configuration on for this TRM which is linked to a specific part number. Please note, if the FSD (First supply detection) feature is enabled, the device goes from "No Power" to "Active" state, executing the power-up sequence as soon as the voltage on VSYS is above the POR threshold. In this scenario, the EN/PB/VSENSE pin is ignored ONLY during the first power-up.

Table 2-10 EN / PB / VSENSE Settings
Register Name Field Name Value Description
MFP_2_CONFIG EN_PB_VSENSE_CONFIG 0x00 Device Enable Configuration
MFP_2_CONFIG EN_PB_VSENSE_DEGL 0x0 short (typ: 120us for EN/VSENSE and 200ms for PB)
MFP_2_CONFIG PU_ON_FSD 0x1 First Supply Detection (FSD) Enabled.
Note: When EN/PB/VSENSE is configured as Enable, the deglitch time selected on "EN_PB_VSENSE_DEGL" is for the rising edge. Falling edge deglitch is not configurable. See data sheet for more details.