ZHCSHW9B March 2018 – October 2023 TUSB1002A
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
The TUSB1002A can be used as a PCI Express (PCIe) Gen3, SATA Gen3, or SATA Express redriver. When TUSB1002A's MODE pin = “R”, CFG1 pin = "0", and CFG2 pin = "0", the TUSB1002A enables both channels (upstream and downstream) receiver and transmitter paths upon detecting far-end termination on both TX1 and TX2. Both upstream and downstream paths remain enabled until EN pin is de-asserted low. All USB3.2 power management functionality is disabled in this mode. In this mode, the TUSB1002A is transparent to PCIe link power management (L0s, L1) and SATA interface power states. Once far-end termination is detected on both TX1 and TX2, the TUSB1002A power is at P(U0_SSP_1200mV) regardless of the PCIe or SATA power state. To save power during system S3/S4/S5 states it is suggested to de-assert the EN pin to conserve power.
In this mode the linearity range will be fixed at 1200mVpp and DC gain to 0dB.