ZHCSDM0B October   2013  – December 2014 TLV62565 , TLV62566


  1. 特性
  2. 应用
  3. 说明
  4. 简化电路原理图
  5. 修订历史记录
  6. Device Comparison Table
  7. Pin Configuration and Functions
  8. Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Typical Characteristics
  9. Parameter Measurement Information
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagrams
    3. 10.3 Feature Description
      1. 10.3.1 Power Save Mode
      2. 10.3.2 Enabling/Disabling the Device
      3. 10.3.3 Soft Start
      4. 10.3.4 Switch Current Limit
      5. 10.3.5 Power Good
    4. 10.4 Device Functional Modes
      1. 10.4.1 Under Voltage Lockout
      2. 10.4.2 Thermal Shutdown
  11. 11Application and Implementation
    1. 11.1 Application Information
    2. 11.2 Typical Application
      1. 11.2.1 Design Requirements
        1. Output Filter Design
        2. Inductor Selection
        3. Input and Output Capacitor Selection
      2. 11.2.2 Detailed Design Procedure
        1. Setting the Output Voltage
        2. Loop Stability
      3. 11.2.3 Application Performance Curves
  12. 12Power Supply Recommendations
  13. 13Layout
    1. 13.1 Layout Guidelines
    2. 13.2 Layout Example
    3. 13.3 Thermal Considerations
  14. 14器件和文档支持
    1. 14.1 器件支持
      1. 14.1.1 第三方产品免责声明
    2. 14.2 文档支持
      1. 14.2.1 相关文档
    3. 14.3 相关链接
    4. 14.4 商标
    5. 14.5 静电放电警告
    6. 14.6 术语表
  15. 15机械、封装和可订购信息


机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)

10 Detailed Description

10.1 Overview

The TLV62565/6 device family includes two high-efficiency synchronous step-down converters. Each device operates with an adaptive on-time control scheme, which is able to dynamically adjust the on-time duration based on the input voltage and output voltage so that it can achieve relative constant frequency operation. The device operates at typically 1.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. Based on the VIN/VOUT ratio, a simple circuit sets the required on time for the high-side MOSFET. It makes the switching frequency relatively constant regardless of the variation of input voltage, output voltage, and load current. At the beginning of each switching cycle, the high-side switch is turned on and the inductor current ramps up to a peak current that is defined by on time and inductance. In the second phase, once the on time expires, the high-side switch is turned off while the low-side switch is being turned on. The current through the inductor then decays until triggering the valley current limit determined by the output of the error amplifier. Once this occurs, the on timer is set to turn the high-side switch back on again and the cycle is repeated.

The TLV62565/6 device family offers excellent load transient response with a unique fast response constant on-time valley current mode. The switching frequency changes during load transition so that the output voltage comes back in regulation faster than a traditional fixed PWM control scheme. Figure 10 shows the operation principles of the load transient response of the TLV62565/6. Internal loop compensation is integrated which simplifies the design process while minimizing the number of external components. At light load currents the device automatically operates in Power Save Mode with pulse frequency modulation (PFM).

TLV62565 TLV62566 Load_Trans_TLV62565.gifFigure 10. Operation in Load Transient

10.2 Functional Block Diagrams

TLV62565 TLV62566 funct_block_tlv62565_adj_update.gifFigure 11. TLV62565 Functional Block Diagram
TLV62565 TLV62566 funct_block_tlv62566_adj.gifFigure 12. TLV62566 Functional Block Diagram

10.3 Feature Description

10.3.1 Power Save Mode

The device integrates a Power Save Mode with PFM to improve efficiency at light load. In Power Save Mode, the device only switches when the output voltage trips below a set threshold voltage. It ramps up the output voltage with several pulses and stops switching when the output voltage is higher than the set threshold voltage. PFM is exited and PWM mode entered in case the output current can no longer be supported in Power Save Mode. The threshold of the PFM comparator is typically 0.9% higher than the normal reference voltage. Figure 13 shows the details of PFM/PWM mode transition.

TLV62565 TLV62566 PFMPWM_TLV62565.gifFigure 13. Output Voltage in PFM/PWM Mode

10.3.2 Enabling/Disabling the Device

The device is enabled by setting the EN input to a logic HIGH. Accordingly, a logic LOW disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the set point voltage. The EN input must be terminated and should not be left floating.

10.3.3 Soft Start

After enabling the device, internal soft-start circuitry monotonically ramps up the output voltage which reaches nominal output voltage during a soft-start time of 250 µs (typical). This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

If the output voltage is not reached within the soft-start time, such as in the case of a heavy load, the converter enters regular operation. The TLV62565/6 are able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

10.3.4 Switch Current Limit

The switch current limit prevents the device from high inductor current and drawing excessive current from a battery or input voltage rail. Excessive current might occur with a heavy load or shorted output circuit condition.

The TLV62565/6 adopt valley current control by sensing the current of the low-side MOSFET. Once the low-side valley switch current limit is tripped, the low-side MOSFET is turned off and limits the inductor's valley current. The high-side current is also limited which is determined by the on time of the high-side MOSFET and inductor value calculated by Equation 1. For example, with 3.6 VIN to 1.8 VOUT and 2.2-µH specification, the peak current limit is approximately 1.97 A with a typical valley current limit of 1.7 A.

Additionally, there is a secondary high-side current limit (typical 2 A) to prevent the current from going too high, which is shown in Figure 14. Due to the internal propagation delay, the real current limit value might be higher than the static current limit in the electrical characteristics table.

TLV62565 TLV62566 Curr_Lim_TLV62565.gifFigure 14. Switch Current Limit
Equation 1. TLV62565 TLV62566 Eq_peak_current.gif


  • IPEAK,LIMIT is the high-side peak current limit
  • IVALLEY,LIMIT is the low-side valley current limit

10.3.5 Power Good

The TLV62566 integrates a Power Good output going low when the output voltage is below its nominal value. The Power Good output stays high impedance once the output is above 95% of the regulated voltage and is low once the output voltage falls below typically 90% of the regulated voltage. The PG pin is an open drain output and is specified to sink typically up to 0.5 mA. The Power Good output requires a pull-up resistor connected to any voltage lower than 5.5 V. When the device is off due to UVLO or thermal shutdown, the PG pin is pulled to logic low.

10.4 Device Functional Modes

10.4.1 Under Voltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than VUVLO with VHYS_UVLO hysteresis.

10.4.2 Thermal Shutdown

The device enters thermal shutdown once the junction temperature exceeds typically TJSD. Once the device temperature falls below the threshold with hysteresis, the device returns to normal operation automatically. Power Good is pulled low when thermal protection is triggered.