ZHCSQ95H March 2000 – March 2022 TFP401 , TFP401A
PRODUCTION DATA
The TFP401/401A provides system design flexibility and value by providing the system designer with configurable options or modes of operation to support varying system architectures. Table 9-2 outlines the various panel modes that can be supported, along with appropriate external control pin settings.
| PANEL | PIXEL RATE | ODCK LATCH EDGE | ODCK | DFO | PIXS | OCK_INV |
|---|---|---|---|---|---|---|
| TFT or 16-bit DSTN | 1 pix/clock | Falling | Free run | 0 | 0 | 0 |
| TFT or 16-bit DSTN | 1 pix/clock | Rising | Free run | 0 | 0 | 1 |
| TFT | 2 pix/clock | Falling | Free run | 0 | 1 | 0 |
| TFT | 2 pix/clock | Rising | Free run | 0 | 1 | 1 |
| 24-bit DSTN | 1 pix/clock | Falling | Gated low | 1 | 0 | 0 |
| NONE | 1 pix/clock | Rising | Gated low | 1 | 0 | 1 |
| 24-bit DSTN | 2 pix/clock | Falling | Gated low | 1 | 1 | 0 |
| 24-bit DSTN | 2 pix/clock | Rising | Gated low | 1 | 1 | 1 |