ZHCSCB1 March   2014 LDC1041

PRODUCTION DATA.  

  1. 特性
  2. 应用范围
  3. 说明
  4. 修订历史记录
  5. Terminal Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 Handling Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Inductive Sensing
      2. 7.3.2 Measuring Rp with LDC1041
      3. 7.3.3 Measuring Inductance with LDC1041
    4. 7.4 Device Functional Modes
      1. 7.4.1 Power Modes
      2. 7.4.2 INTB Pin Modes
        1. 7.4.2.1 Comparator Mode
        2. 7.4.2.2 Wake-Up Mode
        3. 7.4.2.3 DRDYB Mode
    5. 7.5 Programming
      1. 7.5.1 SPI Description
        1. 7.5.1.1 Extended SPI Transactions
    6. 7.6 Register Map and Description
  8. Applications and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Calculation of Rp_MIN and Rp_MAX
        1. 8.1.1.1 Setting Rp_MAX
        2. 8.1.1.2 Setting Rp_MIN
      2. 8.1.2 Output Data Rate
      3. 8.1.3 Choosing Filter Capacitor (CFA and CFB Terminals)
    2. 8.2 Typical Applications
      1. 8.2.1 Axial Distance Sensing Using a PCB Sensor with LDC1041
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Sensor and Target
          2. 8.2.1.2.2 Calculating Sensor Capacitor
          3. 8.2.1.2.3 Choosing Filter Capacitor
          4. 8.2.1.2.4 Setting Rp_MIN and Rp_MAX
          5. 8.2.1.2.5 Calculating Minimum Sensor Frequency
        3. 8.2.1.3 Application Curves
      2. 8.2.2 Linear Position Sensing Application Diagram
      3. 8.2.3 Angular Position Sensing Application Diagram
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11器件和文档支持
    1. 11.1 Trademarks
    2. 11.2 Electrostatic Discharge Caution
    3. 11.3 Glossary
  12. 12机械封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

10 Layout

10.1 Layout Guidelines

● The VDD and VIO terminal should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.1uF ceramic with a X5R or X7R dielectric.

● The optimum placement is closest to the VDD/VIO and GND/DGND terminals of the device. Care should be taken to minimize the loop area formed by the bypass capacitor connection, the VDD/VIO terminal, and the GND/DGND terminal of the IC. See Figure 23 for a PCB layout example.

● The CLDO terminal should be bypassed to digital ground (DGND) with a 56nF ceramic bypass capacitor.

● The filter capacitor selected for the application using the procedure described in section Choosing Filter Capacitor (CFA and CFB Terminals) is connected between CFA and CFB terminals. Place the filter capacitor close to the CFA and CFB terminals. Do not use any ground/power plane below the capacitor and the trace connecting the capacitor and the CFA /CFB terminals.

● Use of two separate ground plane for GND and DGND is recommended with a start connection. See Figure 23 for a PCB layout example.

10.2 Layout Example

layout_guide_snoscy1.pngFigure 23. LDC10xx Board Layout