ZHCSCX3C April   2014  – November 2014 CSD95379Q3M

PRODUCTION DATA.  

  1. 特性
  2. 应用范围
  3. 说明
  4. 修订历史记录
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 Handling Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Functional Block Diagram
    2. 7.2 Feature Description
      1. 7.2.1 Functional Description
        1. 7.2.1.1 Powering CSD95379Q3M and Gate Drivers
      2. 7.2.2 Undervoltage Lockout (UVLO) Protection
      3. 7.2.3 PWM Pin
      4. 7.2.4 SKIP# Pin
      5. 7.2.5 Zero Crossing (ZX) Operation
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Power Loss Curves
      2. 8.1.2 Safe Operating Curves (SOA)
      3. 8.1.3 Normalized Curves
      4. 8.1.4 Calculating Power Loss and SOA
        1. 8.1.4.1 Design Example
        2. 8.1.4.2 Calculating Power Loss
        3. 8.1.4.3 Calculating SOA Adjustments
  9. Layout
    1. 9.1 Layout Guidelines
      1. 9.1.1 Electrical Performance
      2. 9.1.2 Thermal Performance
    2. 9.2 Layout Example
  10. 10器件和文档支持
    1. 10.1 商标
    2. 10.2 静电放电警告
    3. 10.3 术语表
  11. 11机械、封装和可订购信息
    1. 11.1 机械制图
    2. 11.2 建议印刷电路板 (PCB) 焊盘图案
    3. 11.3 建议模板开口

封装选项

机械数据 (封装 | 引脚)
  • DNS|10
散热焊盘机械数据 (封装 | 引脚)
订购信息

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The Power Stage CSD95379Q3M is a highly optimized design for synchronous buck applications using NexFET devices with a 5 V gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored towards a more systems centric environment. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System level performance curves such as Power Loss, Safe Operating Area, and normalized graphs allow engineers to predict the product performance in the actual application.

8.1.1 Power Loss Curves

MOSFET-centric parameters such as RDS(ON) and Qgd are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, TI has provided measured power loss performance curves. Figure 1 plots the power loss of the CSD95379Q3M as a function of load current. This curve is measured by configuring and running the CSD95379Q3M as it would be in the final application (see Figure 12). The measured power loss is the CSD95379Q3M device power loss which consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

Equation 1. Power Loss = (VIN× IIN) + (VDD × IDD) – (VSW_AVG × IOUT)

The power loss curve in Figure 1 is measured at the maximum recommended junction temperature of
TJ = 125°C under isothermal test conditions.

CSD95379Q3M Power_Loss_Test.gifFigure 12. Power Loss Test Circuit

8.1.2 Safe Operating Curves (SOA)

The SOA curves in the CSD95379Q3M data sheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 3 and Figure 4 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4 inches (W) × 3.5 inches (L) × 0.062 inch (T) and 6 copper layers of 1 oz. copper thickness.

8.1.3 Normalized Curves

The normalized curves in the CSD95379Q3M data sheet give engineers guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries adjust for a given set of systems conditions. The primary y-axis is the normalized change in power loss and the secondary y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.

8.1.4 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see the Design Example). Though the Power Loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure outlines the steps engineers should take to predict product performance for any set of system conditions.

8.1.4.1 Design Example

Operating Conditions: Output Current (lOUT) = 10 A, Input Voltage (VIN ) = 8 V, Output Voltage (VOUT) = 1.5 V, Switching Frequency (ƒSW) = 1500 kHz, Output Inductor (LOUT) = 0.2 µH

8.1.4.2 Calculating Power Loss

  • Typical Power Loss at 10 A = 1.8 W (Figure 1)
  • Normalized Power Loss for switching frequency ≈ 1.09 (Figure 5)
  • Normalized Power Loss for input voltage ≈ 1.05 (Figure 6)
  • Normalized Power Loss for output voltage ≈ 0.92 (Figure 7)
  • Normalized Power Loss for output inductor ≈ 1.1 (Figure 8)
  • Final calculated Power Loss = 1.8 W × 1.09 × 1.05 × 0.92 × 1.1 ≈ 2.1 W

8.1.4.3 Calculating SOA Adjustments

  • SOA adjustment for switching frequency ≈ 1.1°C (Figure 5)
  • SOA adjustment for input voltage ≈ 0.6C (Figure 6)
  • SOA adjustment for output voltage ≈ –0.9°C (Figure 7)
  • SOA adjustment for output inductor ≈ 1.3°C (Figure 8)
  • Final calculated SOA adjustment = 1.1 + 0.6 + (–0.9) + 1.3 ≈ 2.1°C

CSD95379Q3M SOA.pngFigure 13. Power Stage CSD95379Q3M SOA

In the Design Example, the estimated power loss of the CSD95379Q3M would increase to 2.1 W. In addition, the maximum allowable board or ambient temperature, or both, would have to decrease by 2.1°C. Figure 13 graphically shows how the SOA curve would be adjusted accordingly.

  1. Start by drawing a horizontal line from the application current to the SOA curve.
  2. Draw a vertical line from the SOA curve intercept down to the board or ambient temperature.
  3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board or ambient temperature of 2.1°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board or ambient temperature.