ZHCSLJ1C July   2020  – December 2022 ADC3541 , ADC3542 , ADC3543

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics - Power Consumption
    6. 6.6  Electrical Characteristics - DC Specifications
    7. 6.7  Electrical Characteristics - AC Specifications ADC3541
    8. 6.8  Electrical Characteristics - AC Specifications ADC3542
    9. 6.9  Electrical Characteristics - AC Specifications ADC3543
    10. 6.10 Timing Requirements
    11. 6.11 Typical Characteristics: ADC3541
    12. 6.12 Typical Characteristics: ADC3542
    13. 6.13 Typical Characteristics: ADC3543
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Analog Input
        1. 8.3.1.1 Analog Input Bandwidth
        2. 8.3.1.2 Analog Front End Design
          1. 8.3.1.2.1 Sampling Glitch Filter Design
          2. 8.3.1.2.2 Single Ended Input
          3. 8.3.1.2.3 Analog Input Termination and DC Bias
            1. 8.3.1.2.3.1 AC-Coupling
            2. 8.3.1.2.3.2 DC-Coupling
        3. 8.3.1.3 Auto-Zero Feature
      2. 8.3.2 Clock Input
        1. 8.3.2.1 Single Ended vs Differential Clock Input
        2. 8.3.2.2 Signal Acquisition Time Adjust
      3. 8.3.3 Voltage Reference
        1. 8.3.3.1 Internal voltage reference
        2. 8.3.3.2 External voltage reference (VREF)
        3. 8.3.3.3 External voltage reference with internal buffer (REFBUF)
      4. 8.3.4 Digital Down Converter
        1. 8.3.4.1 Digital Filter Operation
        2. 8.3.4.2 FS/4 Mixing with Real Output
        3. 8.3.4.3 Numerically Controlled Oscillator (NCO) and Digital Mixer
        4. 8.3.4.4 Decimation Filter
        5. 8.3.4.5 SYNC
        6. 8.3.4.6 Output Formatting with Decimation
          1. 8.3.4.6.1 Parallel CMOS
          2. 8.3.4.6.2 Serialized CMOS Interface
      5. 8.3.5 Digital Interface
        1. 8.3.5.1 Parallel CMOS Output
        2. 8.3.5.2 Serialized CMOS output
          1. 8.3.5.2.1 SDR Output Clocking
        3. 8.3.5.3 Output Data Format
        4. 8.3.5.4 Output Formatter
        5. 8.3.5.5 Output Bit Mapper
        6. 8.3.5.6 Output Interface/Mode Configuration
          1. 8.3.5.6.1 Configuration Example
      6. 8.3.6 Test Pattern
    4. 8.4 Device Functional Modes
      1. 8.4.1 Normal operation
      2. 8.4.2 Power Down Options
    5. 8.5 Programming
      1. 8.5.1 Configuration using PINs only
      2. 8.5.2 Configuration Using the SPI Interface
        1. 8.5.2.1 Register Write
        2. 8.5.2.2 Register Read
    6. 8.6 Register Map
      1. 8.6.1 Detailed Register Description
  9. 9 Application Information Disclaimer
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Input Signal Path
        2. 9.2.2.2 Sampling Clock
        3. 9.2.2.3 Voltage Reference
      3. 9.2.3 Application Curves
    3. 9.3 Initialization Set Up
      1. 9.3.1 Register Initialization During Operation
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Receiving Notification of Documentation Updates
    2. 12.2 支持资源
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

8.3.4.4 Decimation Filter

The ADC354x supports complex decimation by 2, 4, 8, 16 and 32 with a pass-band bandwidth of ~ 80% and a stopband rejection of at least 85 dB. Table 8-3 gives an overview of the pass-band bandwidth of the different decimation settings with respect to ADC sampling rate FS. In real decimation mode the output bandwidth is half of the complex bandwidth.

Table 8-3 Decimation Filter Summary and Maximum Available Output Bandwidth
REAL/COMPLEX DECIMATIONDECIMATION SETTING NOUTPUT RATEOUTPUT BANDWIDTHOUTPUT RATE
(FS = 65 MSPS)		OUTPUT BANDWIDTH
(FS = 65 MSPS)
Complex2FS / 2 complex0.8 × FS / 232.5 MSPS complex26 MHz
4FS / 4 complex0.8 × FS / 416.25 MSPS complex13 MHz
8FS / 8 complex0.8 × FS / 88.125 MSPS complex6.5 MHz
16FS / 16 complex0.8 × FS / 164.0625 MSPS complex3.25 MHz
32FS / 32 complex0.8 × FS / 322.03125 MSPS complex1.625 MHz
Real2FS / 2 real0.4 × FS / 232.5 MSPS13 MHz
4FS / 4 real0.4 × FS / 416.25 MSPS6.5 MHz
8FS / 8 real0.4 × FS / 88.125 MSPS3.25 MHz
16FS / 16 real0.4 × FS / 164.0625 MSPS1.625 MHz
32FS / 32 real0.4 × FS / 322.03125 MSPS0.8125 MHz

The decimation filter responses are normalized to the ADC sampling clock frequency FS and illustrated in Figure 8-25 to Figure 8-34. They are interpreted as follows:

Each figure contains the filter pass-band, transition band(s) and alias or stop-band(s) as shown in Figure 8-24. The x-axis shows the offset frequency (after the NCO frequency shift) normalized to the ADC sampling rate FS.

For example, in the divide-by-4 complex setup, the output data rate is FS / 4 complex with a Nyquist zone of FS / 8 or 0.125 × FS. The transition band (colored in blue) is centered around 0.125 × FS and the alias transition band is centered at 0.375 × FS. The stop-bands (colored in red), which alias on top of the pass-band, are centered at 0.25 × FS and 0.5 × FS. The stop-band attenuation is greater than 85 dB.

GUID-0A8EF049-9108-4475-A7EF-DC34B9AF77D9-low.gifFigure 8-24 Interpretation of the Decimation Filter Plots
GUID-3973E731-F677-479E-98A9-06DD084ABD39-low.gifFigure 8-25 Decimation by 2 complex frequency response
GUID-ACC485DA-6C8F-416F-9582-6CC1F8C9183F-low.gifFigure 8-27 Decimation by 4 complex frequency response
GUID-AED7EDD4-277C-48D6-8AF4-2AFAB9EFBE4D-low.gifFigure 8-29 Decimation by 8 complex frequency response
GUID-AC6D8439-BFA4-47EA-8447-3955D3E0F314-low.gifFigure 8-31 Decimation by 16 complex frequency response
GUID-6E0A6005-B83F-4437-B99C-330AB19D1201-low.gifFigure 8-33 Decimation by 32 complex frequency response
GUID-AC41EF1C-BBDA-4F5C-AEB9-5AC3A8842150-low.gifFigure 8-26 Decimation by 2 complex passband ripple response
GUID-C89BBCF3-3F04-47E8-8C07-23D2C6D527EB-low.gifFigure 8-28 Decimation by 4 complex passband ripple response
GUID-EF2D3A37-B062-43D2-AB28-F64DF0E949E4-low.gifFigure 8-30 Decimation by 8 complex passband ripple response
GUID-6810BA1C-F566-48F4-AC80-5B013A5E7501-low.gifFigure 8-32 Decimation by 16 complex passband ripple response
GUID-2F7ED31B-A4A8-4488-A813-D1E5E01B85D6-low.gifFigure 8-34 Decimation by 32 complex passband ripple response