ZHCSGR0A February 2015 – August 2017 TPS2388
PRODUCTION DATA.
The TPS2388 is an eight-port PSE for power over Ethernet applications. Each of the eight ports provides detection, classification, protection, and shut down in compliance with the IEEE 802.3at standard.
Basic PoE features include the following:
Enhanced features include the following:
Following a power-off command, disconnect, or shutdown due to a start, ICUT, or ILIM fault, the port powers down. Following port power off due to a power off command or disconnect, the TPS2388 restarts a detection cycle if commanded to do so. If the shutdown is due to a start, ICUT, or ILIM fault, the TPS2388 first enters into a cool-down period, at the end of this period the TPS2388 is able to restart the detection cycle.
Using the turn ON command supporting TPON, the TPS2388 will not automatically apply power to a port under the following circumstances:
The TPS2388 provides port remapping capability, from the logical ports to the physical ports/pins.
The remapping is between any port of a 4-port group (1 to 4, 5 to 8).
The following example is applicable to 0x26 register = 00111001, 00111001b.
NOTE
The device ignores any remapping command unless all four ports are in off mode.
If the TPS2388 receives an incorrect configuration, it simply ignores the incorrect configuration and keeps the configuration unchanged. The ACK is also sent as usual at the end of communication. For example, if the same code is received for more than one port, then a read back of the Re-Mapping register (0x26) would be the last valid configuration.
Also note that if an IC reset command (1Ah register) is received, the port remapping configuration is kept unchanged. However, if there is a Power-on Reset or if the RESET pin is activated, the Re-Mapping register is reinitialized to a default value.
The TPS2388 supports 1- and 3-bit shutdown priority, selectable with the MbitPrty bit of General Mask register (0x17).
The 1-bit shutdown priority works with the Port Power Priority (0x15) register. An OSSn bit with a value of 1 indicates that the corresponding port will be treated as low priority, while a value of 0 corresponds to a high priority. As soon as the OSS input goes high, the low-priority ports are turned off.
The 3-bit shutdown priority works with the Multi Bit Power Priority (0x27/28) register, which holds the priority settings. A port with “000” code in this register has highest priority. Port priority reduces as the 3-bit value increases, with up to 8 priority levels. See Figure 16.
The port priority is defined as the following:
NOTE
Prior to setting the MbitPrty bit from 0 to 1, make sure the OSS input is in the idle (low) state for a minimum of 200 µs, to avoid any port misbehavior related to loss of synchronization with the OSS bit stream.
NOTE
The OSS input has an internal 1-µs to 5-µs deglitch filter. From the idle state, a pulse with a longer duration is interpreted as a valid start bit. Ensure that the OSS signal is noise free.
The TPS2388 features ten multi-slope integrating converters. Each of the first eight converters is dedicated to current measurement for one port and is operated independently to perform measurements in any of the following modes: classification and port powered. When the port is powered, the converter is used for current (100-ms averaged) monitoring, port policing, and DC disconnect. Each of the last two converters are shared within a group of four ports for discovery (16.6-ms averaged), port powered voltage monitoring, Power Good status, and FET short detection. It is also used for general-purpose measurements including input voltage (1 ms) and temperature.
The A/D converter type used in the TPS2388 differs from other similar types of converters in that it converts while the input signal is being sampled by the integrator, providing inherent filtering over the conversion period. The typical conversion time of the current converters is 800 µs, while it is 1 ms for the other converters. Powered-device detection is performed by averaging 16 consecutive samples providing significant rejection of noise at 50-Hz or 60-Hz line frequency. While a port is powered, digital averaging is used to provide a port current measurement integrated over a 100-ms time period. Note also that an anti-aliasing filter is present for port powered current monitoring.
NOTE
During port-powered mode, port current conversions are performed continuously. Also, in port-powered mode, the tSTART timer must expire before any current or voltage A/D conversion can begin.
An I2C Watchdog timer is available on the TPS2388 device. The timer monitors the I2C, SCL line for clock edges. When enabled, a timeout of the watchdog resets the I2C interface along with any active ports. This feature provides protection in the event of a hung software situation or I2C bus hang-up by slave devices. In the latter case, if a slave is attempting to send a data bit of 0 when the master stops sending clocks, then the slave could get stuck driving the data line low indefinitely. Because the data line is being driven low, the master cannot send a STOP to clean up the bus. Activating the I2C watchdog feature of the TPS2388 would clear this deadlocked condition. If the timer of 2 seconds expires, the ports latch off and the WD Status bit is set. Note that WD Status will be set even if the watchdog is not enabled. WD Status can only be cleared by a reset or writing a 0 to the WDS status bit location. The 4-bit watchdog disable field shuts down this feature when a code of 1011b is loaded. This field is preset to 1011b whenever the TPS2388 is initially powered. Also see I2C WATCHDOG Register for more details.
The TPS2388 features two types of foldback protection mechanisms for complete MOSFET protection. During inrush at port turn on, the foldback is based on the port voltage as shown in Figure 17. Note that the inrush current profile remains the same, whatever the state of the PoEPn bit in the PoE Plus register.
After the port has been turned on and the Power Good is valid, a dual-slope foldback is used, providing protection against partial and total short-circuit at port output, while still being able to maintain the PD powered during normal transients at the PSE input voltage. Note that setting the PoEPn bit selects the 2× curve and clearing it selects the 1× curve. See Figure 18.
The port performs detection and classification (if valid detection occurs) continuously. Registers are updated each time a detection or classification occurs. The port power is not automatically turned on. Power Enable or IEEE Power Enable command is required to turn on the port.
The port performs the functions indicated by its registers one time when commanded. There is no automatic state change.
The port is powered off and does not autonomously perform a detection, classification, or power-on. In this mode, Status and Enable bits for the associated port are reset.
To eliminate the possibility of false detection, the TPS2388 uses a TI proprietary 4-point detection method to determine the signature resistance of the PD device. False detection of a 25-kΩ signature can occur with 2-point detection type PSEs in noisy environments or if the load is highly capacitive.
Both detection 1 and detection 2 are merged into a single detection function which is repeated. Detection 1 applies I1 (160 μA) to a port, waits 60 ms, then measures the port voltage V1 with the integrating ADC. Detection 2 applies I2 (270 μA) to a port, waits 60 ms, then measures the port voltage V2. The process is repeated a second time. Multiple comparisons and calculations are performed on all four measurement point combinations to eliminate the effects of a non-linear or hysteretic PD signature. The resulting port signature is then sorted into the appropriate category.
NOTE
The detection resistance measurement result is also available in the Port Detect Resistance register.
Hardware classification (class) is performed by supplying a voltage and sampling the resulting current. To eliminate the high power of a classification event from occurring in the power controller chip, the TPS2388 makes use of the external power FET for classification.
During classification, the voltage on the gate node of the external MOSFET is part of a linear control loop. The control loop applies the appropriate MOSFET drive to maintain a differential voltage between VPWR and DRAIN of 17.5 V. During classification the voltage across the sense resistor in the source of the MOSFET is measured and converted to a class level within the TPS2388. If a load short occurs during classification, the MOSFET gate voltage is quickly reduced to a linearly controlled, short-circuit value for the duration of the class event.
Classification results may be read through the I2C Detection Event and Port n Status Registers. The TPS2388 also supports two-event classification for type 2 PDs, using the IEEE Power Enable register.
Disconnect is the automated process of turning off power to the port. When the port is unloaded or at least falls below minimum load, it is necessary to turn off power to the port and restart detection. In DC disconnect, the voltage across the sense resistors is measured. When enabled, the DC disconnect function monitors the sense resistor voltage of a powered port to verify the port is drawing at least the minimum current to remain active. The TDIS timer counts up whenever the port current is below a 7.5-mA threshold. If a timeout occurs, the port is shut down and the corresponding disconnect bit in the Fault Event Register is set. The TDIS counter is reset each time the current goes continuously higher than the disconnect threshold for nominally 15 ms.
The TDIS duration is set by the TMPDO Bits of the Timing Configuration register (0x16).
The TPS2388 features a 3-wire I2C interface, using SDAI, SDAO, and SCL. Each transmission includes a Start condition sent by the master, followed by the device address (7-bit) with R/W bit, a register address byte, then one or two data bytes and a Stop condition. The recipient also sends an acknowledge bit following each byte transmitted. Also, SDAI/SDAO is stable while SCL is high except during a Start or Stop condition.
Figure 19 and Figure 20 illustrate read and write operations through I2C interface, using configuration A or B (see Table 19 for more details). The 'parametric' read operation is applicable to A/D conversion results. The TPS2388 also features quick access to the latest addressed register through I2C bus. This means that when a Stop bit is received, the register pointer is not automatically reset.
It is also possible to perform a write operation to many TPS2388 devices at the same time. The slave address during this broadcast access is 0x7F, as shown in Pin Status Register. Depending on which configuration (A or B) is selected, a global write proceeds as following:
Cmd Code | Register or Command Name |
I2C R/W |
Data Byte |
RST State | Bits Description | |||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
INTERRUPTS | ||||||||||||
00h | INTERRUPT | RO | 1 | 1000,0000b(1) | SUPF | STRTF | IFAULT | CLASC | DETC | DISF | PGC | PEC |
01h | INTERRUPT MASK | R/W | 1 | 1000,0000b | SUMSK | STMSK | IFMSK | CLMSK | DEMSK | DIMSK | PGMSK | PEMSK |
EVENT | ||||||||||||
02h | POWER EVENT | RO | 1 | 0000,0000b | Power Good status change | Power Enable status change | ||||||
03h | CoR | 1 | PGC4 | PGC3 | PGC2 | PGC1 | PEC4 | PEC3 | PEC2 | PEC1 | ||
04h | DETECTION EVENT | RO | 1 | 0000,0000b | Classification | Detection | ||||||
05h | CoR | 1 | CLSC4 | CLSC3 | CLSC2 | CLSC1 | DETC4 | DETC3 | DETC2 | DETC1 | ||
06h | FAULT EVENT | RO | 1 | 0000,0000b | Disconnect occurred | ICUT fault occurred | ||||||
07h | CoR | 1 | DISF4 | DISF3 | DISF2 | DISF1 | ICUT4 | ICUT3 | ICUT2 | ICUT1 | ||
08h | START/ILIM EVENT | RO | 1 | 0000,0000b | ILIM fault occurred | START fault occurred | ||||||
09h | CoR | 1 | ILIM4 | ILIM3 | ILIM2 | ILIM1 | STRT4 | STRT3 | STRT2 | STRT1 | ||
0Ah | SUPPLY EVENT | RO | 1 | 0111,0000b(2) | TSD | VDUV | VDWRN | VPUV | Rsvd | Rsvd | Rsvd | Rsvd |
0Bh | CoR | 1 | ||||||||||
STATUS | ||||||||||||
0Ch | PORT 1 STATUS | RO | 1 | 0000,0000b | Rsvd | CLASS Port 1 | DETECT Port 1 | |||||
0Dh | PORT 2 STATUS | RO | 1 | 0000,0000b | Rsvd | CLASS Port 2 | DETECT Port 2 | |||||
0Eh | PORT 3 STATUS | RO | 1 | 0000,0000b | Rsvd | CLASS Port 3 | DETECT Port 3 | |||||
0Fh | PORT 4 STATUS | RO | 1 | 0000,0000b | Rsvd | CLASS Port 4 | DETECT Port 4 | |||||
10h | POWER STATUS | RO | 1 | 0000,0000b | PG4 | PG3 | PG2 | PG1 | PE4 | PE3 | PE2 | PE1 |
11h | PIN STATUS | RO | 1 | 0,A[4:0],0,0 | Rsvd | SLA4 | SLA3 | SLA2 | SLA1 | SLA0 | Rsvd | Rsvd |
CONFIGURATION | ||||||||||||
12h | OPERATING MODE | R/W | 1 | 0000,0000b | Port 4 Mode | Port 3 Mode | Port 2 Mode | Port 1 Mode | ||||
13h | DISCONNECT ENABLE | R/W | 1 | 0000,0000b | Rsvd | Rsvd | Rsvd | Rsvd | DCDE4 | DCDE3 | DCDE2 | DCDE1 |
14h | DETECT/CLASS ENABLE | R/W | 1 | 0000,0000b | CLE4 | CLE3 | CLE2 | CLE1 | DETE4 | DETE3 | DETE2 | DETE1 |
15h | PWRPR/ICUT DISABLE | R/W | 1 | 0000,0000b | OSS4 | OSS3 | OSS2 | OSS1 | DCUT4 | DCUT3 | DCUT2 | DCUT1 |
16h | TIMING CONFIG | R/W | 1 | 0000,0000b | TLIM | TSTART | TOVLD | TMPDO | ||||
17h | GENERAL MASK | R/W | 1 | 1000,0000b | INTEN | Rsvd | nbitACC | MbitPrty | CLCHE | DECHE | Rsvd | |
PUSH BUTTONS | ||||||||||||
18h | DETECT/CLASS Restart | WO | 1 | 0000,0000b | RCL4 | RCL3 | RCL2 | RCL1 | RDET4 | RDET3 | RDET2 | RDET1 |
19h | POWER ENABLE | WO | 1 | 0000,0000b | POFF4 | POFF3 | POFF2 | POFF1 | PWON4 | PWON3 | PWON2 | PWON1 |
1Ah | RESET | WO | 1 | 0000,0000b | CLRAIN | CLINP | Rsvd | RESAL | RESP4 | RESP3 | RESP2 | RESP1 |
GENERAL/SPECIALIZED | ||||||||||||
1Bh | ID | RO | 1 | Mf[4:0],IC[2:0] | MFR ID | IC Version | ||||||
1Ch | Reserved | CoR | 1 | 0000,0000b | Reserved | Reserved | ||||||
1Eh | POLICE 21 CONFIG | R/W | 1 | 1111,1111b | POLICE Port 2 | POLICE Port 1 | ||||||
1Fh | POLICE 43 CONFIG | R/W | 1 | 1111,1111b | POLICE Port 4 | POLICE Port 3 | ||||||
23h | IEEE Power Enable | WO | 1 | 0000,0000b | T2PON4 | T2PON3 | T2PON2 | T2PON1 | T1PON4 | T1PON3 | T1PON2 | T1PON1 |
24h | Power-on FAULT | RO | 1 | 0000,0000b | PF Port 4 | PF Port 3 | PF Port 2 | PF Port 1 | ||||
25h | CoR | 1 | ||||||||||
26h | RE-MAPPING | R/W | 1 | 1110,0100b | Physical re-map Logical Port 4 | Physical re-map Logical Port 3 | Physical re-map Logical Port 2 | Physical re-map Logical Port 1 | ||||
27h | Multi-bit Power Priority 21 | R/W | 1 | 0000,0000b | Rsvd | Port 2 | Rsvd | Port 1 | ||||
28h | Multi-bit Power Priority 43 | R/W | 1 | 0000,0000b | Rsvd | Port 4 | Rsvd | Port 3 | ||||
29h-2Bh | Reserved | R/W | 1 | 0000,0000b | Rsvd | Rsvd | Rsvd | Rsvd | Rsvd | Rsvd | Rsvd | Rsvd |
2Ch | TEMPERATURE | RO | 1 | 0000,0000b | Temperature (bits 7 to 0) | |||||||
2Eh | INPUT VOLTAGE | RO | 2 | 0000,0000b | Input Voltage: LSByte | |||||||
2Fh | RO | 0000,0000b | Rsvd | Rsvd | Input Voltage: MSByte (bits 13 to 8) | |||||||
EXTENDED REGISTER SET – PORT PARAMETRIC MEASUREMENT | ||||||||||||
30h | PORT 1 CURRENT | RO | 2 | 0000,0000b | Port 1 Current: LSByte | |||||||
31h | RO | 0000,0000b | Rsvd | Rsvd | Port 1 Current: MSByte (bits 13 to 8) | |||||||
32h | PORT 1 VOLTAGE | RO | 2 | 0000,0000b | Port 1 Voltage: LSByte | |||||||
33h | RO | 0000,0000b | Rsvd | Rsvd | Port 1 Voltage: MSByte (bits 13 to 8) |
Cmd Code | Register or Command Name |
I2C R/W | Data Byte | RST State | Bits Description | |||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
34h | PORT 2 CURRENT | RO | 2 | 0000,0000b | Port 2 Current: LSByte | |||||||
35h | RO | 0000,0000b | Rsvd | Rsvd | Port 2 Current: MSByte (bits 13 to 8) | |||||||
36h | PORT 2 VOLTAGE | RO | 2 | 0000,0000b | Port 2 Voltage: LSByte | |||||||
37h | RO | 0000,0000b | Rsvd | Rsvd | Port 2 Voltage: MSByte (bits 13 to 8) | |||||||
38h | PORT 3 CURRENT | RO | 2 | 0000,0000b | Port 3 current: LSByte | |||||||
39h | RO | 0000,0000b | Rsvd | Rsvd | Port 3 Current: MSByte (bits 13 to 8) | |||||||
3Ah | PORT 3 VOLTAGE | RO | 2 | 0000,0000b | Port 3 Voltage: LSByte | |||||||
3Bh | RO | 0000,0000b | Rsvd | Rsvd | Port 3 Voltage: MSByte (bits 13 to 8) | |||||||
3Ch | PORT 4 CURRENT | RO | 2 | 0000,0000b | Port 4 current: LSByte | |||||||
3Dh | RO | 0000,0000b | Rsvd | Rsvd | Port 4 Current: MSByte (bits 13 to 8) | |||||||
3Eh | PORT 4 VOLTAGE | RO | 2 | 0000,0000b | Port 4 Voltage: LSByte | |||||||
3Fh | RO | 0000,0000b | Rsvd | Rsvd | Port 4 Voltage: MSByte (bits 13 to 8) | |||||||
CONFIGURATION/OTHERS | ||||||||||||
40h | PoE PLUS | R/W | 1 | 0000,0000b | PoEP4 | PoEP3 | PoEP2 | PoEP1 | Rsvd | Rsvd | Rsvd | TPON |
41h | FIRMWARE REVISION | RO | 1 | RRRR,RRRRb | Firmware Revision | |||||||
42h | I2C WATCHDOG | R/W | 1 | 0001,0110b | Rsvd | Rsvd | Rsvd | Watchdog Disable | WDS | |||
43h | DEVICE ID | RO | 1 | 110,sr[4:0] | Device ID number | Silicon Revision number | ||||||
PORT SIGNATURE MEASUREMENTS | ||||||||||||
44h | P1 DETECT RESISTANCE | RO | 1 | 0000,0000b | Port 1 Resistance | |||||||
45h | P2 DETECT RESISTANCE | RO | 1 | 0000,0000b | Port 2 Resistance | |||||||
46h | P3 DETECT RESISTANCE | RO | 1 | 0000,0000b | Port 3 Resistance | |||||||
47h | P4 DETECT RESISTANCE | RO | 1 | 0000,0000b | Port 4 Resistance | |||||||
48h-6Fh | Reserved | R/W | 1 | 0000,0000b | Reserved |
Cmd Code | Register or Command Name | Bits Description | Configuration A | Configuration B |
---|---|---|---|---|
00h | INTERRUPT | INT bits P1-4, P5-8 | Separate mask and interrupt result per group of 4 ports. The Supply event bit is repeated twice. |
|
01h | INTERRUPT MASK | MSK bits P1-4, P5-8 | ||
02h | POWER EVENT | PGC_PEC P4-1, P8-5 | Separate event byte per group of 4 ports. | |
03h | ||||
04h | DETECTION EVENT | CLS_DET P4-1, P8-5 | ||
05h | ||||
06h | FAULT EVENT | DIS_ICUT P4-1, P8-5 | ||
07h | ||||
08h | START/ILIM EVENT | ILIM_STR P4-1, P8-5 | ||
09h | ||||
0Ah | SUPPLY EVENT | TSD, VDUV, VDUW, VPUV | Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same result. Clearing at least one VPUV/VDUV also clears the other one. |
|
0Bh | ||||
0Ch | PORT 1 STATUS | CLS&DET1_CLS&DET5 | Separate Status byte per port | |
0Dh | PORT 2 STATUS | CLS&DET2_CLS&DET6 | ||
0Eh | PORT 3 STATUS | CLS&DET3_CLS&DET7 | ||
0Fh | PORT 4 STATUS | CLS&DET4_CLS&DET8 | ||
10h | POWER STATUS | PG_PE P4-1, P8-5 | Separate status byte per group of 4 ports | |
11h | PIN STATUS | A4-A1,A0 | Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same result, except that A0 = 0 (port 1 to 4) or 1 (port 5 to 8). | Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same result, including A0 = 0. |
12h | OPERATING MODE | MODE P4-1, P8-5 | Separate Mode byte per group of 4 ports. | |
13h | DISCONNECT ENABLE | DCDE P4-1, P8-5 | Separate DC disconnect enable byte per group of 4 ports. | |
14h | DETECT/CLASS ENABLE | CLE_DETE P4-1, P8-5 | Separate Detect/Class Enable byte per group of 4 ports. | |
15h | PWRPR/ICUT DISABLE | OSS_DCUT P4-1, P8-5 | Separate OSS/DCUT byte per group of 4 ports. | |
16h | TIMING CONFIG | TLIM_TSTRT_TOVLD_TMPDO P4-1, P8-5 |
Separate Timing byte per group of 4 ports. | |
17h | GENERAL MASK | P4-1, P8-5 including n-bit access | Separate byte per group of 4 ports. n-bit access: Setting this in at least one of the virtual quad register space is enough to enter Config B mode. To go back to config A, clear both. MbitPrty: Setting this in at least one of the virtual quad register space is enough to enter 3-bit shutdown priority. To go back to 1-bit shutdown, clear both MbitPrty bits. |
|
18h | DETECT/CLASS Restart | RCL_RDET P4-1, P8-5 | Separate DET/CL RST byte per group of 4 ports | |
19h | POWER ENABLE | POF_PWON P4-1, P8-5 | Separate POF/PWON byte per group of 4 ports | |
1Ah | RESET | P4-1, P8-5 | Separate byte per group of 4 ports, Clear Int pin and Clear All int. However, If at least one of the IC reset bits is set – the whole chip has a POR. |
Separate byte per group of 4 ports. However, if any of the following bit is set for one 4-port group, the corresponding action is applied to both 4-port groups: Reset IC, Clear Int pin, and Clear All Int. |
1Bh | ID | Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same result unless modified through I2C. | ||
1Eh | POLICE 21 CONFIG | POL2&1, POL6&5 | Separate Policing byte per group of 2 ports. | |
1Fh | POLICE 43 CONFIG | POL4&3, POL8&7 | ||
23h | IEEE Power Enable | T2P_T1P P4-1, P8-5 | Separate IEEE Power Enable byte per group of 2 ports | |
24h | Power-on FAULT | PF P4-1, P8-5 | Separate Power-on FAULT byte per group of 4 ports | |
25h | ||||
26h | PORT REMAPPING | Logical P4-1, P8-5 | Separate Remapping byte per group of 4 ports. Reinitialized only if POR or RESET pin. Kept unchanged if 0x1A IC reset or CPU watchdog reset. |
|
2Ch | TEMPERATURE | TEMP P1-4, P5-8 | Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same result. | |
2Eh | INPUT VOLTAGE | VPWR P1-4, P5-8 | Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same result. | |
2Fh | ||||
30h | PORT 1 CURRENT | I1, I5 | Separate 2-byte per group of 4 ports | Separate 2-byte per group of 4 ports. 2-byte Read at 0x30 gives I1 4-byte Read at 0x30 gives I1, I5. |
31h | N/A | 2-byte Read at 0x31 gives I5. | ||
32h | PORT 1 VOLTAGE | V1, V5 | Separate 2-byte per group of 4 ports | 2-byte Read at 0x32 gives V1 4-byte Read at 0x32 gives V1, V5. |
33h | N/A | 2-byte Read at 0x33 gives V5. | ||
34h | PORT 2 CURRENT | I2, I6 | Separate 2-byte per group of 4 ports | 2-byte Read at 0x34 gives I2 4-byte Read at 0x34 gives I2, I6. |
35h | N/A | 2-byte Read at 0x35 gives I6. | ||
36h | PORT 2 VOLTAGE | V2, V6 | Separate 2-byte per group of 4 ports | 2-byte Read at 0x36 gives V2 4-byte Read at 0x36 gives V2, V6. |
37h | N/A | 2-byte Read at 0x37 gives V6. | ||
38h | PORT 3 CURRENT | I3, I7 | Separate 2-byte per group of 4 ports | 2-byte Read at 0x38 gives I3 4-byte Read at 0x38 gives I3, I7. |
39h | N/A | 2-byte Read at 0x39 gives I7. | ||
3Ah | PORT 3 VOLTAGE | V3, V7 | Separate 2-byte per group of 4 ports | 2-byte Read at 0x3A gives V3 4-byte Read at 0x3A gives V3, V7. |
3Bh | N/A | 2-byte Read at 0x3B gives V7. | ||
3Ch | PORT 4 CURRENT | I4, I8 | Separate 2-byte per group of 4 ports | 2-byte Read at 0x3C gives I4 4-byte Read at 0x3C gives I4, I8. |
3Dh | N/A | 2-byte Read at 0x3D gives I8. | ||
3Eh | PORT 4 VOLTAGE | V4, V8 | Separate 2-byte per group of 4 ports | 2-byte Read at 0x3E gives V4 4-byte Read at 0x3E gives V4, V8. |
3Fh | N/A | 2-byte Read at 0x3F gives V8. | ||
40h | PoE PLUS | PoEP_TPON, P4-1, P8-5 | TPON setting: separate setting per group of 4 ports. Separate PoEP config byte per group of 4 ports. |
|
41h | FIRMWARE REVISION | FRV P1-4, P5-8 | Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same result. | |
42h | I2C WATCHDOG | P1-4, P5-8 | IWD3-0: if at least one of the two 4-port settings is different than 1011b, the watchdog is enabled for all 8 ports. WDS: Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same WDS result. Each WDS bit needs to be cleared individually through I2C. |
|
43h | DEVICE ID | DID_SR P1-4, P5-8 | Both 8-bit registers (port 1 to 4 and port 5 to 8) must show the same result unless modified through I2C. | |
44h | PORT 1 RESISTANCE | RDET1, RDET5 | Separate byte per port. Detection resistance always updated, detection good or bad. |
|
45h | PORT 2 RESISTANCE | RDET2, RDET6 | ||
46h | PORT 3 RESISTANCE | RDET3, RDET7 | ||
47h | PORT 4 RESISTANCE | RDET4, RDET8 |
COMMAND = 00h with 1 Data Byte, Read only
Active high, each bit corresponds to a particular event that occurred. Each bit can be individually reset by doing a read at the corresponding event register address, or by setting bit 7 of Reset register.
Any active bit of Interrupt register activates the INT output if its corresponding Mask bit in INTERRUPT Mask register (01h) is set, as well as the INTEN bit in the General Mask register.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
SUPF | STRTF | IFAULT | CLASC | DETC | DISF | PGC | PEC |
R-1 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | SUPF | R | 1 | Indicates that a Supply Event Fault occurred SUPF = TSD || VDUV || VPUV
1 = At least one Supply Event Fault occurred 0 = No such event occurred |
6 | STRTF | R | 0 | Indicates that a tSTART Fault occurred on at least one port. STRTF = STRT1 || STRT2 || STRT3 || STRT4
1 = tSTART Fault occurred for at least one port 0 = No tSTART Fault occurred |
5 | IFAULT | R | 0 | Indicates that a tOVLD or tLIM Fault occurred on at least one port. IFAULT = ICUT1 || ICUT2 || ICUT3 || ICUT4 || ILIM1 || ILIM2 || ILIM3 || ILIM4
1 = tOVLD and/or tLIM Fault occurred for at least one port 0 = No tOVLD nor tLIM Fault occurred |
4 | CLASC | R | 0 | Indicates that at least one classification cycle occurred on at least one port CLASC = CLSC1 || CLSC2 || CLSC3 || CLSC4
1 = At least one classification cycle occurred for at least one port 0 = No classification cycle occurred |
3 | DETC | R | 0 | Indicates that at least one detection cycle occurred on at least one port DETC = DETC1 || DETC2 || DETC3 || DETC4
1 = At least one detection cycle occurred for at least one port 0 = No detection cycle occurred |
2 | DISF | R | 0 | Indicates that a disconnect event occurred on at least one port. DISF = DISF1 || DISF2 || DISF3 || DISF4
1 = Disconnect event occurred for at least one port 0 = No disconnect event occurred |
1 | PGC | R | 0 | Indicates that a power good status change occurred on at least one port. PGC = PGC1 || PGC2 || PGC3 || PGC4
1 = Power good status change occurred on at least one port 0 = No power good status change occurred |
0 | PEC | R | 0 | Indicates that a power enable status change occurred on at least one port PEC = PEC1 || PEC2 || PEC3 || PEC4
1 = Power enable status change occurred on at least one port 0 = No power enable status change occurred |
COMMAND = 01h with 1 Data Byte, Read/Write
Each bit corresponds to a particular event or fault as defined in the Interrupt register.
Writing a 0 into a bit will mask the corresponding event/fault from activating the INT output.
Note that the bits of the Interrupt register always change state according to events or faults, regardless of the state of the state of the Interrupt Mask register.
Note that the INTEN bit of the General Mask register must also be set in order to allow an event to activate the INT output.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
SUMSK | STMSK | IFMSK | CLMSK | DEMSK | DIMSK | PGMSK | PEMSK |
R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | SUMSK | R/W | 1 | Supply Event Fault mask bit.
1 = Supply Event Fault will activate the INT output. 0 = Supply Event Fault will have no impact on INT output. |
6 | STMSK | R/W | 0 | tSTART Fault mask bit.
1 = tSTART Fault will activate the INT output. 0 = tSTART Fault will have no impact on INT output. |
5 | IFMSK | R/W | 0 | tOVLD or LIM Fault mask bit.
1 = tOVLD and/or tLIM Fault occurrence will activate the INT output 0 = tOVLD and/or tLIM Fault occurrence will have no impact on INT output |
4 | CLMSK | R/W | 0 | Classification cycle mask bit.
1 = Classification cycle occurrence will activate the INT output. 0 = Classification cycle occurrence will have no impact on INT output. |
3 | DEMSK | R/W | 0 | Detection cycle mask bit.
1 = Detection cycle occurrence will activate the INT output. 0 = Detection cycle occurrence will have no impact on INT output. |
2 | DIMSK | R/W | 0 | Disconnect event mask bit.
1 = Disconnect event occurrence will activate th INT output. 0 = Disconnect event occurrence will have no impact on INT output. |
1 | PGMSK | R/W | 0 | Power good status change mask bit.
1 = Power good status change will activate the INT output. 0 = Power good status change will have no impact on INT output. |
0 | PEMSK | R/W | 0 | Power enable status change mask bit.
1 = Power enable status change will activate the INT output. 0 = Power enable status change will have no impact on INT output. |
SPACE
NOTE
If SUMSK = 0, a VPWR undervoltage Event Fault (VPUV) will also not shut off ports, as long as VPWR is above the VPWR UVLO threshold.
COMMAND = 02h with 1 Data Byte, Read only
COMMAND = 03h with 1 Data Byte, Clear on Read
Active high, each bit corresponds to a particular event that occurred.
Each bit xxx1-4 represents an individual port.
A read at each location (02h or 03h) returns the same register data with the exception that the Clear on Read command clears all bits of the register.
If this register is causing the INT pin to be activated, this Clear on Read will release the INT pin.
Any active bit will have an impact on the Interrupt register as indicated in the Interrupt register description.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PGC4 | PGC3 | PGC2 | PGC1 | PEC4 | PEC3 | PEC2 | PEC1 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 |
LEGEND: R/W = Read/Write; R = Read only; ; CR = Clear on Read, -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | PGC4–PGC1 | R or CR | 0 | Indicates that a power good status change occurred.
1 = Power good status change occurred 0 = No power good status change occurred |
3–0 | PEC4–PEC1 | R or CR | 0 | Indicates that a power enable status change occurred.
1 = Power enable status change occurred 0 = No power enable status change occurred |
COMMAND = 04h with 1 Data Byte, Read only
COMMAND = 05h with 1 Data Byte, Clear on Read
Active high, each bit corresponds to a particular event that occurred.
Each bit xxx1-4 represents an individual port.
A read at each location (04h or 05h) returns the same register data with the exception that the Clear on Read command clears all bits of the register. These bits are cleared when port n is turned off.
If this register is causing the INT pin to be activated, this Clear on Read will release the INT pin.
Any active bit will have an impact on the Interrupt register as indicated in the Interrupt register description.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CLSC4 | CLSC3 | CLSC2 | CLSC1 | DETC4 | DETC3 | DETC2 | DETC1 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 |
LEGEND: R/W = Read/Write; R = Read only; ; CR = Clear on Read, -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | CLSC4–CLSC1 | R or CR | 0 | Indicates that at least one classification cycle occurred if the CLCHE bit in General Mask register is low. Conversely, it indicates when a change of class occurred if the CLCHE bit is set.
1 = At least one classification cycle occurred (if CLCHE = 0) or a change of class occurred (CLCHE = 1) 0 = No classification cycle occurred (if CLCHE = 0) or no change of class occurred (CLCHE = 1) |
3–0 | DETC4–DETC1 | R or CR | 0 | Indicates that at least one detection cycle occurred if the DECHE bit in General Mask register is low. Conversely, it indicates when a change in detection occurred if the DECHE bit is set.
1 = At least one detection cycle occurred (if DECHE = 0) or a change in detection occurred (DECHE = 1) 0 = No detection cycle occurred (if DECHE = 0) or no change in detection occurred (DECHE = 1) |
COMMAND = 06h with 1 Data Byte, Read only
COMMAND = 07h with 1 Data Byte, Clear on Read
Active high, each bit corresponds to a particular event that occurred.
Each bit xxx1-4 represents an individual port.
A read at each location (06h or 07h) returns the same register data with the exception that the Clear on Read command clears all bits of the register. These bits are cleared when port n is turned off.
If this register is causing the INT pin to be activated, this Clear on Read will release the INT pin.
Any active bit will have an impact on the Interrupt register as indicated in the Interrupt register description.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DISF4 | DISF3 | DISF2 | DISF1 | ICUT4 | ICUT3 | ICUT2 | ICUT1 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 |
LEGEND: R/W = Read/Write; R = Read only; ; CR = Clear on Read, -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | DISF4–DISF1 | R or CR | 0 | Indicates that a disconnect event occurred.
1 = Disconnect event occurred 0 = No disconnect event occurred |
3–0 | ICUT4–ICUT1 | R or CR | 0 | Indicates that a tOVLD Fault occurred.
1 = tOVLD Fault occurred 0 = No tOVLD Fault occurred |
Note that if ICUT is disabled for a port, this port will not be automatically turned off during an ICUT fault condition. However, the ICUT fault flag will still be operational, with a fault timeout equal to tLIM / 2.
Also, if a Clear on Read is done at the Fault Event register, not only the ICUTn bit is reset, but the associated port ICUT counter is also reset.
Note that this has no impact on TLIM counter at all.
In any other case, ICUT fault is related to TOVLD fault timer as usual and there is no counter reset during clear on read operation.
COMMAND = 08h with 1 Data Byte, Read only
COMMAND = 09h with 1 Data Byte, Clear on Read
Active high, each bit corresponds to a particular event that occurred.
Each bit xxx1-4 represents an individual port.
A read at each location (08h or 09h) returns the same register data with the exception that the Clear on Read command clears all bits of the register. These bits are cleared when port n is turned off.
If this register is causing the INT pin to be activated, this Clear on Read will release the INT pin.
Any active bit will have an impact on the Interrupt register as indicated in the Interrupt register description.
Note: When a Start Fault is reported after the IEEE Power Enable command is used, if the PECn bit in Power Event register is set, then there is an Inrush fault. If PECn bit is not set, then the Power-On Fault register indicates the cause of the fault.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ILIM4 | ILIM3 | ILIM2 | ILIM1 | STRT4 | STRT3 | STRT2 | STRT1 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 |
LEGEND: R/W = Read/Write; R = Read only; ; CR = Clear on Read, -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | ILIM4–ILIM1 | R or CR | 0 | Indicates that a tLIM fault occurred, which means the port has limited its output current to ILIM or the folded back ILIM for more than tLIM.
1 = tLIM fault occurred 0 = No tLIM fault occurred |
3–0 | STRT4–STRT1 | R or CR | 0 | Indicates that a tSTART fault occurred at port turn on. Also indicates if a class or detection error occurred during a port turn on using the IEEE Power Enable command.
1 = tSTART fault or class/detect error occurred 0 = No tSTART fault or class/detect error occurred |
COMMAND = 0Ah with 1 Data Byte, Read only
COMMAND = 0Bh with 1 Data Byte, Clear on Read
Active high, each bit corresponds to a particular event that occurred.
Each bit D3, D2, D1, and D0 are reserved for future use.
A read at each location (0Ah or 0Bh) returns the same register data with the exception that the Clear on Read command clears all bits of the register.
If this register is causing the INT pin to be activated, this Clear on Read will release the INT pin.
Any active bit will have an impact on the Interrupt register as indicated in the Interrupt register description.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TSD | VDUV | VDWRN | VPUV | – | – | – | – |
R | R | R | R | R | R | R | R |
CR | CR | CR | CR | CR | CR | CR | CR |
LEGEND: R/W = Read/Write; R = Read only; ; CR = Clear on Read, -n = value after reset |
Bit | Field | Type | POR | Description |
---|---|---|---|---|
7 | TSD | R or CR | 0 | Indicates that a thermal shutdown occurred. When there is thermal shutdown, all ports are turned off and are put in OFF mode. The TPS2388 internal circuitry continues to operate however, including the A/D converters. Note that at as soon as the internal temperature has decreased below the low threshold, the ports can be turned back ON regardless of the status of the TSD bit.
1 = Thermal shutdown occurred 0 = No thermal shutdown occurred |
6 | VDUV | R or CR | 1 | Indicates that a VDD UVLO occurred.
1 = VDD UVLO occurred 0 = No VDD UVLO occurred |
5 | VDWRN | R or CR | 1 | Indicates that the VDD has fallen under the UVLO warning threshold.
1 = VDD UV Warning occurred 0 = No VDD UV warning occurred |
4 | VPUV | R or CR | 1 | Indicates Indicates that a VPWR undervoltage occurred.
1 = VPWR undervoltage occurred 0 = No VPWR undervoltage occurred |
Note: Pulling RESET input low will not clear VDUV or VPUV.
When VPWR undervoltage occurs, all ports are shut off if SUMSK = 1. If VPWR UVLO or VDD UVLO occurs, there is power-on reset. Note also that turning OFF a port when VPWR undervoltage occurs also clears the corresponding bits in Fault Event register (DISFn, ICUTn), Start Event register (STRTn), Port n Status register (CLASS Pn, DETECT Pn), DETECT/CLASS ENABLE register (CLEn, DETEn) and Power-on Fault register (PFn). The corresponding PGCn and PECn bits of Power Event register will also be set if there is a change. The corresponding PEn and PGn bits of Power Status Register are also updated accordingly.
NOTE
A clear on Read will not effectively clear VDUV bit as long as the VPWR undervoltage condition is maintained.
NOTE
If SUMSK = 0, a VPWR undervoltage Event Fault (VPUV) will not shut off ports, as long as VPWR is above the VPWR UVLO threshold.
NOTE
During VPWR undervoltage, the Detection Event register (CLSCn, DETCn) is not cleared, unless VPWR also falls below the VPWR UVLO falling threshold.
NOTE
If VPWR UVLO or VDD UVLO occurs, the I2C interface stops operating, and SDAO is forced low.
COMMAND = 0Ch with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
– | CLASS P1 | DETECT P1 | |||||
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 0Dh with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
– | CLASS P2 | DETECT P2 | |||||
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 0Eh with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
– | CLASS P3 | DETECT P3 | |||||
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 0Fh with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
– | CLASS P4 | DETECT P4 | |||||
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit Descriptions: These bits represent the most recent classification and detection results for port n. These bits are cleared when port n is turned off.
Bit | Field | Type | Reset | Description | ||||||
---|---|---|---|---|---|---|---|---|---|---|
7 | – | R | 0 | Reserved | ||||||
6–4 | CLASS Pn | R | 0 | Most recent classification result on port n. The selection is as following: |
||||||
CLASS Pn | Class Status | |||||||||
0 | 0 | 0 | Unknown | |||||||
0 | 0 | 1 | Class 1 | |||||||
0 | 1 | 0 | Class 2 | |||||||
0 | 1 | 1 | Class 3 | |||||||
1 | 0 | 0 | Class 4 | |||||||
1 | 0 | 1 | Reserved – read as Class 0 | |||||||
1 | 1 | 0 | Class 0 | |||||||
1 | 1 | 1 | Overcurrent | |||||||
3–0 | DETECT Pn | R | 0 | Most recent detection result on port n. The selection is as following: |
||||||
DETECT Pn | Class Status | |||||||||
0 | 0 | 0 | 0 | Unknown | ||||||
0 | 0 | 0 | 1 | Short-circuit | ||||||
0 | 0 | 1 | 0 | Reserved | ||||||
0 | 0 | 1 | 1 | Too Low | ||||||
0 | 1 | 0 | 0 | Valid | ||||||
0 | 1 | 0 | 1 | Too High | ||||||
0 | 1 | 1 | 0 | Open Circuit | ||||||
0 | 1 | 1 | 1 | Reserved | ||||||
1 | 1 | 1 | 0 | MOSFET fault | ||||||
COMMAND = 10h with 1 Data Byte, Read only
Each bit represents the actual power status of a port.
Each bit xx1-4 represents an individual port..
These bits are cleared when port n is turned off, including if the turn off is caused by a fault condition.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PG4 | PG3 | PG2 | PG1 | PE4 | PE3 | PE2 | PE1 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | PG4–PG1 | R | 0 | Each bit, when at 1, indicates that the port is on and that the voltage at DRAINn pin has gone below the power good threshold during the port turn on. These bits are latched high once the turn on is complete and can only be cleared when the port is turned off or at RESET/POR.
1 = Power is good 0 = Power is not good |
3–0 | PE4–PE1 | R | 0 | Each bit indicates the ON/OFF state of the corresponding port.
1 = Port is on 0 = Port is off |
COMMAND = 11h with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | SLA4 | SLA3 | SLA2 | SLA1 | SLA0 | 0 | 0 |
0 | A4 pin | A3 pin | A2 pin | A1 pin | 0/1(1) | 0 | 0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
6-2 | SLA4-SLA0 | R | See above | I2C device address, as defined while using pins A4-A1. SLA0 is internally defined as 0 or 1. |
DESCRIPTION | BINARY DEVICE ADDRESS | ADDRESS PINS | |||||||||
---|---|---|---|---|---|---|---|---|---|---|---|
6 | 5 | 4 | 3 | 2 | 1 | 0 | A4 | A3 | A2 | A1 | |
Broadcast access | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | X | X | X |
Slave 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0/1 | GND | GND | GND | GND |
0 | 1 | 0 | 0 | 0 | 1 | 0/1 | GND | GND | GND | HIGH | |
0 | 1 | 0 | 0 | 1 | 0 | 0/1 | GND | GND | HIGH | GND | |
0 | 1 | 0 | 0 | 1 | 1 | 0/1 | GND | GND | HIGH | HIGH | |
0 | 1 | 0 | 1 | 0 | 0 | 0/1 | GND | HIGH | GND | GND | |
0 | 1 | 0 | 1 | 0 | 1 | 0/1 | GND | HIGH | GND | HIGH | |
0 | 1 | 0 | 1 | 1 | 0 | 0/1 | GND | HIGH | HIGH | GND | |
0 | 1 | 0 | 1 | 1 | 1 | 0/1 | GND | HIGH | HIGH | HIGH | |
0 | 1 | 1 | 0 | 0 | 0 | 0/1 | HIGH | GND | GND | GND | |
0 | 1 | 1 | 0 | 0 | 1 | 0/1 | HIGH | GND | GND | HIGH | |
0 | 1 | 1 | 0 | 1 | 0 | 0/1 | HIGH | GND | HIGH | GND | |
0 | 1 | 1 | 0 | 1 | 1 | 0/1 | HIGH | GND | HIGH | HIGH | |
0 | 1 | 1 | 1 | 0 | 0 | 0/1 | HIGH | HIGH | GND | GND | |
0 | 1 | 1 | 1 | 0 | 1 | 0/1 | HIGH | HIGH | GND | HIGH | |
0 | 1 | 1 | 1 | 1 | 0 | 0/1 | HIGH | HIGH | HIGH | GND | |
Slave 15 | 0 | 1 | 1 | 1 | 1 | 1 | 0/1 | HIGH | HIGH | HIGH | HIGH |
COMMAND = 12h with 1 Data Byte, Read/Write
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
P4M1 | P4M0 | P3M1 | P3M0 | P2M1 | P2M0 | P1M1 | P1M0 |
R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
- | P4M1–P4M0 P3M1–P3M0 P2M1–P2M0 P1M1–P1M0 |
R/W | 0 | Each pair of bits configures the operating mode per port. The selection is as following: |
||||
M1 | M0 | Operating Mode | ||||||
0 | 0 | OFF | ||||||
0 | 1 | Manual | ||||||
1 | 0 | Semiauto | ||||||
1 | 1 | Semiauto | ||||||
In OFF mode, the port is OFF and there is no detection nor classification. In Manual mode, there is no automatic state change. In semiauto mode, detection and class are automated but not the port power on. Note that while in OFF mode, the corresponding bits are cleared: Detection Event register (CLSCn, DETCn), Fault Event register (DISFn, ICUTn), Start Event register (STRTn), Port n Status register (CLASS Pn, DETECT Pn), Detect/Class Enable register (CLEn, DETEn) and Power-on Fault register (PFn). The corresponding PEn and PGn bits of Power Status Register are also updated accordingly. The corresponding PGCn and PECn bits of Power Event register will also be set if there is a change. Also, a change of mode from semiauto to manual mode or OFF mode will cancel any ongoing cooldown time period. |
COMMAND = 13h with 1 Data Byte, Read/Write
Bit Descriptions: Defines the disconnect detection mechanism for each port.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
– | – | – | – | DCDE4 | DCDE3 | DCDE2 | DCDE1 |
R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | — | R/W | 0 | |
3–0 | DCDE4–DCDE1 | R/W | 0 | DC disconnect enable. DC disconnect consists in measuring the port DC current at SENn, starting a timer (TDIS) if this current is below a threshold and turning the port off if a time-out occurs. Also, the corresponding disconnect bit (DISFn) in the FAULT EVENT register is set accordingly. The TDIS counter is reset each time the current goes continuously higher than the disconnect threshold for nominally 15 msec. The counter does not decrement below zero. Look at the TIMING CONFIGURATION register for more details on how to define the TDIS time period. |
COMMAND = 14h with 1 Data Byte, Read/Write
Bit Descriptions:
Detection and classification enable for each port.
When in Manual mode, setting a bit means that only one cycle (detection or classification) is performed for the corresponding port. The bit is automatically cleared by the time the cycle has been completed.
Note that similar result can be obtained by writing to the Detect/Class Restart register.
It is also cleared if a port turn off (Power Enable register) is issued.
When in semiauto mode, as long as the port is kept off, detection and classification are performed continuously, as long as the class and detect enable bits are kept set, but the class will be done only if the detection was valid. A Detect/Class Restart PB command can also be used to set the CLEn and DETEn bits, if in semiauto mode.
During tOVLD, tLIM or tSTART cool down cycle, any Detect/Class Enable command for that port will be delayed until end of cool-down period. Note that at the end of cool down cycle, one or more detection/class cycles are automatically restarted as described previously, if the class and/or detect enable bits are set.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CLE4 | CLE3 | CLE2 | CLE1 | DETE4 | DETE3 | DETE2 | DETE1 |
R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | CLE4-CLE1 | R/W | 0 | Classification enable bits. |
3–0 | DETE4-DETE1 | R/W | 0 | Detection enable bits. |
COMMAND = 15h with 1 Data Byte, R/W
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
OSS4 | OSS3 | OSS2 | OSS1 | DCUT4 | DCUT3 | DCUT2 | DCUT1 |
R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | OSS4-OSS1 | R/W | 0 | Port power priority bits, one bit per port, if 1-bit shutdown priority has been selected. It is used to determine which port is shut down in response to an external assertion of the OSS fast shutdown signal. The turn off procedure (including register bits clearing) is similar to a port reset using Reset command (1Ah register), except that it does not cancel any ongoing fault cool down time count.
1 = When the OSS signal is asserted, the corresponding port is powered off. 0 = OSS signal has no impact on the port. |
3–0 | DCUT4-DCUT1 | R/W | 0 | ICUT disable for each port. Used to prevent removal of the associated port’s power due to an ICUT fault, regardless of the programming status of the Timing Configuration register. Note that there is still monitoring of ILIM faults.
1: Port’s ICUT is disabled. This means that an ICUT fault alone will not turn off this port. 0: Port’s ICUT is enabled. This enables port turn off if there is ICUT fault. Note that if ICUT is disabled for a port, this port will not be automatically turned off during an ICUT fault condition. However, the ICUT fault flag will still be operational, with a fault timeout equal to tLIM/2. |
COMMAND = 16h with 1 Data Byte, Read/Write
Bit Descriptions: These bits define the timing configuration for all four ports.
Note: the PGn and PEn bits (Power Status register) are cleared when there is a TLIM, TOVLD, TMPDO, or TSTART fault condition.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TLIM | TSTART | TOVLD | TMPDO | ||||
R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
7 –6 | TLIM | R/W | 0 | ILIM fault timing, which is the output current limit time duration before port turn off. This timer is active and increments to the settings defined below after expiration of the TSTART time window and when the port is limiting its output current to ILIM. If the ILIM counter is allowed to reach the programmed time-out duration specified below, the port will be powered off. The 1-second cool down timer is then started, and the port can not be turned-on until the counter has reached completion. In other circumstances (ILIM time-out has not been reached), while the port current is below ILIM, the same counter decrements at a rate 1/16th of the increment rate. The counter does not decrement below zero. The ILIM counter is also cleared in the event of a port turn off due to a Power Enable or Port Reset command, a DC disconnect event or the OSS input. Note that in the event the TLIM setting is changed while this timer is already active for a port, this timer is automatically reset then restarted with the new programmed time-out duration. Note that at the end of cool down cycle, when in semiauto mode, a detection cycle is automatically restarted if the detect enable bit is set. Also note that the cool down time count is immediately canceled with a port reset command, or if the OFF or Manual mode is selected. When a PoEPn bit in PoE Plus register is deasserted, the tLIM used for the associated port is always the nominal value (about 60 ms). If PoEPn bit is asserted, then tLIM for associated port is programmable with the following selection: |
||||
TLIM | Nominal tLIM (ms) | |||||||
0 | 0 | 60 | ||||||
0 | 1 | 15 | ||||||
1 | 0 | 12 | ||||||
1 | 1 | 10 | ||||||
5-4 | TSTART (or TINRUSH) |
R/W | 0 | START fault timing, which is the maximum allowed overcurrent time during inrush. If at the end of TSTART period the current is still limited to IInrush, the port is powered off. This is followed by a 1-second cool down period, during which the port can not be turned-on Note that at the end of cool down cycle, when in semiauto mode, a detection cycle is automatically restarted if the class and detect enable bits are set. Note that in the event the TSTART setting is changed while this timer is already active for a port, this new setting is ignored and will be applied only next time the port is turned ON. The selection is as following: |
||||
TSTART | Nominal tSTART (ms) | |||||||
0 | 0 | 60 | ||||||
0 | 1 | 30 | ||||||
1 | 0 | 120 | ||||||
1 | 1 | Reserved | ||||||
3–2 | TOVLD | R/W | 0 | ICUT fault timing, which is the overcurrent time duration before port turn off. This timer is active and increments to the settings defined below after expiration of the TSTART time window and when the port current meets or exceeds ICUT, or when it is limited by the current foldback. If the ICUT counter is allowed to reach the programmed time-out duration specified below, the port will be powered off. The 1-second cool down timer is then started, and the port can not be turned-on until the counter has reached completion. In other circumstances (ICUT time-out has not been reached), while the port current is below ICUT, the same counter decrements at a rate 1/16th of the increment rate. The counter does not decrement below zero. The ICUT counter is also cleared in the event of a port turn off due to a Power Enable or Port Reset command, a DC disconnect event or the OSS input Note that in the event the TOVLD setting is changed while this timer is already active for a port, this timer is automatically reset then restarted with the new programmed time-out duration. Note that at the end of cool down cycle, when in semiauto mode, a detection cycle is automatically restarted if the detect enable bit is set. Also note that the cool down time count is immediately canceled with a port reset command, or if the OFF or Manual mode is selected. Note that if a DCUTn bit is high in the Port Power Priority/ICUT Disable register, the ICUT fault timing for the associated port is disabled. This means that this port will not be turned off if there is only ICUT fault. The selection is as following: |
||||
TOVLD | Nominal tOVLD (ms) | |||||||
0 | 0 | 60 | ||||||
0 | 1 | 30 | ||||||
1 | 0 | 120 | ||||||
1 | 1 | 240 | ||||||
1–0 | TMPDO | R/W | 0 | Disconnect delay, which is the time to turn off a port once there is a disconnect condition, and if the dc disconnect detect method has been enabled. The TDIS counter is reset each time the current goes continuously higher than the disconnect threshold for nominally 15 ms. The counter does not decrement below zero. The selection is as following: |
||||
TMPDO | Nominal tMPDO (ms) | |||||||
0 | 0 | 360 | ||||||
0 | 1 | 90 | ||||||
1 | 0 | 180 | ||||||
1 | 1 | 720 | ||||||
COMMAND = 17h with 1 Data Byte, Read/Write
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
INTEN | – | nbitACC | MbitPrty | CLCHE | DECHE | – | – |
R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | INTEN | R/W | 1 | INT pin mask bit. Writing a 0 will mask any bit of Interrupt register from activating the INT output, whatever the state of the Interrupt Mask register. Note that activating INTEN has no impact on the event registers.
1 = Any unmasked bit of Interrupt register can activate the INT output 0 = INT output cannot be activated |
6 | – | R/W | 0 |
|
5 | nbitACC | R/W | 0 | Register Access Configuration bit. Used to select configuration A or B.
1 = Configuration B. This means 16-bit access with a single device address. 0 = Configuration A. This means 8-bit access, while the 8-port device is treated as 2 separate 4-port devices with 2 consecutive slave addresses. |
4 | MbitPrty | R/W | 0 | Multi Bit Priority bit. Used to select between 1-bit shutdown priority and 3-bit shutdown priority.
1 = 3-bit shutdown priority. Register 0x27 and 0x28 need to be followed for port priority and OSS action. 0 = 1-bit shutdown priority. Register 0x15 needs to be followed for port priority and OSS action |
Note: If the MbitPrty bit needs to be changed from 0 to 1, make sure the OSS input is in the idle (low) state for a minimum of 200 µsec prior to setting the MbitPrty bit, to avoid any port misbehavior related to loss of synchronization with the OSS bit stream. | ||||
3 | CLCHE | R/W | 0 | Class change Enable bit. When set, the CLSCn bits in Detection Event register only indicates when the result of the most current classification operation differs from the result of the previous one.
1 = CLSCn bit is set only when a change of class occurred for the associated port. 0 = CLSCn bit is set each time a classification cycle occurred for the associated port. |
2 | DECHE | R/W | 0 | Detect Change Enable bit. When set, the DETCn bits in Detection Event register only indicates when the result of the most current detection operation differs from the result of the previous one.
1 = DETCn bit is set only when a change in detection occurred for the associated port. 0 = DETCn bit is set each time a detection cycle occurred for the associated port. |
1 | – | R/W | 0 | |
0 | – | R/W | 0 |
COMMAND = 18h with 1 Data Byte, Write Only
Push button register.
Each bit corresponds to a particular cycle (detect or class restart) per port. Each cycle can be individually triggered by writing a 1 at that bit location, while writing a 0 does not change anything for that event.
In Manual mode, a single cycle (detect or class restart) will be triggered while in Semiauto mode, it sets the corresponding bit in the Detect/Class Enable register.
A Read operation will return 00h.
During tOVLD, tLIM or tSTART cool down cycle, any Detect/Class Restart command for that port will be accepted but the corresponding action will be delayed until end of cool-down period.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RCL4 | RCL3 | RCL2 | RCL1 | RDET4 | RDET3 | RDET2 | RDET1 |
W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 |
LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | RCL4–RCL1 | W | 0 | Restart classification bit |
3–0 | RDET4–RDET1 | W | 0 | Restart detection bits |
COMMAND = 19h with 1 Data Byte, Write Only
Push button register.
Used to force a port(s) turn on or turn off in any mode except OFF mode. If TPON bit in the PoE Plus register is low, or if the PSE controller is configured in Manual mode, writing a 1 at that PWONn bit location will immediately turn on the associated port, regardless of the classification and detection status and regardless of the IEEE802.3 TPON timing specification. This is also the case if TPON is set and DETn bit is 0, in semiauto mode.
If TPON bit in the PoE Plus register is set, and DETn bit (DETECT/CLASS ENABLE register) is set and while in semiauto mode, writing a 1 at a PWONn bit will turn on the associated port but only if the IEEE802.3 TPON timing specification can be met and if the detection is valid (and class is valid if enabled). TPON specification is the time from the completion of a valid detection cycle to port turn ON.
If TPON specification cannot be met, a new detection cycle is restarted, followed by a classification cycle if enabled, at the end of which the port is turned on, but only if a valid detection is returned and the IEEE802.3 TPON specification can be met. For this case, there is no additional attempt to turn on the port until this push button is reasserted. If the last detection result is not valid, the port is not turned on.
Note that in semiauto, as long as the port is kept off, detection and classification are performed continuously, if the corresponding class and detect enable bits are set.
Writing a 1 at POFFn location turns off the associated port.
Note that writing a 1 at POFFn and PWONn of same port during the same write operation turns the port off.
Also note that tOVLD, tLIM, tSTART, and disconnect events have priority over the power on command. During tOVLD, tLIM, or tSTART cool down cycle, any port turn on using Power Enable command will be ignored and the port will be kept off.
Turning OFF a port with this command also clears the corresponding bits in Detection Event register (CLSCn, DETCn), Fault Event register (DISFn, ICUTn), Start Event register (STRTn, ILIMn), Port n Status register (CLASS Pn, DETECT Pn), DETECT/CLASS ENABLE register (CLEn, DETEn) and Power-on Fault register (PFn). The corresponding PGCn and PECn bits of Power Event register will also be set if there is a change. The corresponding PEn and PGn bits of Power Status Register are also updated accordingly.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
POFF4 | POFF3 | POFF2 | POFF1 | PWON4 | PWON3 | PWON2 | PWON1 |
W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 |
LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | POFF4–POFF1 | W | 0 | Port power off bits |
3–0 | PWON4–PWON1 | W | 0 | Port power on bits |
COMMAND = 1Ah with 1 Data Byte, Write Only
Push button register.
Writing a 1 at a bit location triggers an event while a 0 has no impact. Self-clearing bits.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CLRAIN | CLINP | – | RESAL | RESP4 | RESP3 | RESP2 | RESP1 |
W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 |
LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | CLRAIN | W | 0 | Clear all interrupts bit. Writing a 1 to CLRAIN clears all event registers and all bits in the Interrupt register. It also releases the INT pin |
6 | CLINP | W | 0 | When set, it releases the INT pin without any impact on the Event registers nor on the Interrupt register. |
5 | – | W | 0 | |
4 | RESAL | W | 0 | Reset all bits when RESAL is set. Results in a state equivalent to a power-up reset. Note that the VDUV and VPUV bits (Supply Event register) follow the state of VDD and VPWR supply rails. |
3–0 | RESP4–RESP1 | W | 0 | Reset port bits. Used to force an immediate port(s) turn off in any mode, by writing a 1 at the corresponding RESPn bit location(s). Turning OFF a port with this command also clears the corresponding bits in Detection Event register (CLSCn, DETCn), Fault Event register (DISFn, ICUTn), Start Event register (STRTn, ILIMn), Port n Status register (CLASS Pn, DETECT Pn), DETECT/CLASS ENABLE register (CLEn, DETEn) and Power-on Fault register (PFn). Note that the port can be turned back on immediately after a port reset; this means that any ongoing cool down cycle becomes immediately terminated once a port reset is received. The corresponding PGCn and PECn bits of Power Event register will also be set if there is a change. The corresponding PEn and PGn bits of Power Status Register are also updated accordingly. |
COMMAND = 1Bh with 1 Data Byte, Read/Write
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
MFR ID | ICV | ||||||
R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-1 | R/W-1 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–3 | MFR ID | R/W | 01010b | Manufacture Identification number (0101,0) |
2–0 | ICV | R/W | 011b | IC version number (011) |
COMMAND = 1Eh with 1 Data Byte, Read/Write
Replaces the ICUT mechanism. The threshold is defined with the Police bits and the PoE Plus register.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
POL2_3 | POL2_2 | POL2_1 | POL2_0 | POL1_3 | POL1_2 | POL1_1 | POL1_0 |
R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W1 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 1Fh with 1 Data Byte, Read/Write
Replaces the ICUT mechanism. The threshold is defined with the Police bits and the PoE Plus register.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
POL4_3 | POL4_2 | POL4_1 | POL4_0 | POL3_3 | POL3_2 | POL3_1 | POL3_0 |
R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W1 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–0 | POLn_3- POLn_0 | R/W | 1 | 4-bit nibble defining ICUT threshold. The result varies depending on the PoE Plus port bit. The equation defining the ICUT threshold is: ICUT = (N × ICSTEP) + ICOFFS Where, when assuming 0.255-Ω Rsense resistor is used: ICSTEP = 20 mA (1 W resolution if at 50 V) when the associated port’s PoE Plus bit is 0 ICSTEP = 40 mA (2 W resolution if at 50 V)when the associated port’s PoE Plus bit is 1 and: ICOFFS = 20 mA when the associated port’s PoE Plus bit is 0 ICOFFS = 320 mA (16 W if at 50 V) when the associated port’s PoE Plus bit is 1 Note: When a PoEPn bit is set in PoE Plus register, the corresponding POLn bits are initially changed to 0x0. When a PoEPn bit is reset in PoE Plus register, the corresponding POLn bits are initially changed to 0xF. In both cases, the port police current threshold is the same value. |
COMMAND = 23h with 1 Data Byte, Write Only
Used to do a port(s) turn on during semiauto mode. This command is ignored if in manual mode. Note that if at completion of this command the addressed port is not turned on, the corresponding bits in the Detect/Class Enable register (register 14h) are being set, which means that detection and classification are performed continuously, as long as the class and detect enable bits are kept set.
Writing a 1 at a TmPONn bit will turn on the associated port but only if the IEEE802.3 TPON timing specification can be met. TPON specification is the time from the completion of a valid detection cycle to port turn ON.
If TPON specification cannot be met, a new detection cycle is restarted, followed by a classification cycle, at the end of which the port is turned on, but only if a valid detection and classification is returned. For this case, there is no additional attempt to turn on the port until this push button is reasserted.
Note that a port turn on will be performed only after both its current detection and classification cycle are completed
Note that writing a 1 at T1PONn and T2PONn of same port during the same write operation is interpreted as a T1PONn.
The corresponding PGCn and PECn bits of Power Event register will also be set depending on the result, while the CLSCn and DETCn bits of Detection Event register will be set based on the result and the CLCHE and DECHE bits in the General Mask register.
Also note that tOVLD, tLIM, tSTART, and disconnect events are prioritary over the power on command. During tOVLD, tLIM, or tSTART cool down cycle, any port turn on using IEEE Power Enable command will be ignored and the port will be kept off.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Type 2 IEEE Power Enable Pushbutton | Type 1 IEEE Power Enable Pushbutton | ||||||
T2PON4 | T2PON3 | T2PON2 | T2PON1 | T1PON4 | T1PON3 | T1PON2 | T1PON1 |
W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 |
LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–4 | T2PON4–T2PON1 | W | 0 | If class 4 is detected during the first event classification, a second event classification is performed. If the last detection result is not valid or last classification result yields “over current” or is different from the first classification event result, the port is not turned on, and the STRTn bit in Start/Ilim Event register is set, while the corresponding fault code in the Power-on Fault register is written. When power-on is complete and if class 4 has been detected, the corresponding PoEPn bit in PoE Plus register is set and the value of the corresponding Police Configuration register is set to 640 mA (08h code). This is done within 5 ms of completion of inrush. |
3–0 | T1PON4–T1PON1 | W | 0 | Indicates only a single-event classification is performed, even if a class 4 PD is detected. If the last detection result is not valid or last classification result yields “over current”, the port is not turned on, and the STRTn bit in Start/Ilim Event register is set, while the corresponding fault code in the Power-on Fault register is written. |
COMMAND = 24h with 1 Data Byte, Read Only
COMMAND = 25h with 1 Data Byte, Clear on Read
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PF4 | PF3 | PF2 | PF1 | ||||
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 | CR-0 |
LEGEND: R/W = Read/Write; R = Read only; W = Write only; CR = Clear on Read; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
7–0 | PF4–PF1 | R or CR | 0 | Represents the fault status of the classification and detection for port n, following an IEEE Power Enable command. These bits are cleared when port n is turned off. PFn: the selection is as follows: |
||||
Fault Code | Power-on Fault Description | |||||||
0 | 0 | No fault | ||||||
0 | 1 | Invalid detection | ||||||
1 | 0 | Classification overcurrent | ||||||
1 | 1 | Classification mismatch | ||||||
COMMAND = 26h with 1 Data Byte, Read/Write
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Physical Port # of Logical Port 4 | Physical Port # of Logical Port 3 | Physical Port # of Logical Port 2 | Physical Port # of Logical Port 1 | ||||
R/W-1 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; W = Write only; CR = Clear on Read; -n = value after reset |
Bit | Field | Type | Reset | Description | |||||
---|---|---|---|---|---|---|---|---|---|
7–0 | Physical Port # of Logical Port n | R/W | 1/0 | Used to re-map ports logically due to physical board constraints. Re-mapping is between any port of a 4-port group (1-4, 5-8). All ports of a group of four must be in OFF mode prior to receiving the port re-mapping command, otherwise the command will be ignored. By default there is no re-mapping. Each pair of bits corresponds to the logical port assigned. The selection per port is as follows: |
|||||
Re-Map Code | Physical Port | Package Pins | |||||||
0 | 0 | 1 | Drain1,Gat1,Sen1 | ||||||
0 | 1 | 2 | Drain2,Gat2,Sen2 | ||||||
1 | 0 | 3 | Drain3,Gat3,Sen3 | ||||||
1 | 1 | 4 | Drain4,Gat4,Sen4 | ||||||
When there is no re-mapping the default value of this register is 1110,0100. The 2 MSbits with a value 11 indicate that logical port 4 is mapped onto physical port 4, the next 2 bits, 10, suggest logical port 3 is mapped onto physical port 3 and so on. Note: Code duplication is not allowed – that is, Same code cannot be written into the remapping bits of more than one port – if such a value is received, it will be ignored and the chip will stay with existing configuration. Note: Port remapping configuration is kept unchanged if 0x1A IC reset command is received. NOTE After port remapping, TI recommends to do at least one detection-classification cycle before next port turn on. |
COMMAND = 27h with 1 Data Byte, Read/Write .
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
– | MBP2_2 | MBP2_1 | MBP2_0 | – | MBP1_2 | MBP1_1 | MBP1_0 |
R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W–0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 28h with 1 Data Byte, Read/Write
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
– | MBP4_2 | MBP4_1 | MBP4_0 | – | MBP3_2 | MBP3_1 | MBP3_0 |
R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W–0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||||
---|---|---|---|---|---|---|---|---|---|---|
7–0 | MBPn_2-0 | R/W | 0 | MBPn_2-0: Multi Bit Port power priority bits, three bits per port, if 3-bit shutdown priority has been selected (MbitPrty in General Mask register is high). It is used to determine which port(s) is (are) shut down in response to a serial shutdown code received at the OSS shutdown input. A port with 000 code has highest priority. Port priority reduces as the 3-bit value increases. The turn off procedure (including register bits clearing) is similar to a port reset using Reset command (1Ah register), except that it does not cancel any ongoing fault cool down time count. The port priority is defined as followings: OSS code ≤ MBPn_2-0 : when the OSS code is received, the corresponding port is powered off. OSS code > MBPn_2-0 : OSS code has no impact on the port |
||||||
MBPn_2-0 0x27/28 Register | Multi Bit Priority | Condition for Port Off | ||||||||
0 | 0 | 0 | Highest | OSS = ‘000’ | ||||||
0 | 0 | 1 | 2 | OSS = ‘000’ or ‘001’ | ||||||
0 | 1 | 0 | 3 | OSS ≤ ‘010’ | ||||||
0 | 1 | 1 | 4 | OSS ≤ ‘011’ | ||||||
1 | 0 | 0 | 5 | OSS ≤ ‘100’ | ||||||
1 | 0 | 1 | 6 | OSS = any code except ‘111’ | ||||||
1 | 1 | 1 | Lowest | OSS = any code | ||||||
COMMAND = 2Ch with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TEMP7 | TEMP6 | TEMP5 | TEMP4 | TEMP3 | TEMP2 | TEMP1 | TEMP0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
7–0 | TEMP7–TEMP0 | R | 0 | Bit Descriptions: Data conversion result. The I2C data transmission is a 1-byte transfer. 8-bit Data conversion result of temperature, from –20°C to 125°C. The update rate is around once per second. The equation defining the temperature measured is:
T = –20 + N × TSTEP Where TSTEP is defined below as well as the full scale value: |
||||
Mode | Full Scale Value | TSTEP | ||||||
Any | 146.2°C | 0.652°C | ||||||
COMMAND = 2Eh with 2 Data Byte (LSByte first, MSByte second), Read only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
VPWR7 | VPWR6 | VPWR5 | VPWR4 | VPWR3 | VPWR2 | VPWR1 | VPWR0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | VPWR13 | VPWR12 | VPWR11 | VPWR10 | VPWR9 | VPWR8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
13–0 | VPWR13- VPWR0 | R | 0 | Bit Descriptions: Data conversion result. The I2C data transmission is a 2-byte transfer. 14-bit Data conversion result of input voltage. The equation defining the voltage measured is:
V = N × VSTEP Where VSTEP is defined below as well as the full scale value: |
||||
Mode | Full Scale Value | VSTEP | ||||||
Any | 60 V | 3.662 mV | ||||||
Note that the measurement is made between VPWR and AGND. |
COMMAND = 30h with 2 Data Byte, (LSByte First, MSByte second), Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
I1_7 | I1_6 | I1_5 | I1_4 | I1_3 | I1_2 | I1_1 | I1_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | I1_13 | I1_12 | I1_11 | I1_10 | I1_9 | I1_8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 34h with 2 Data Byte, (LSByte First, MSByte second), Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
I2_7 | I2_6 | I2_5 | I2_4 | I2_3 | I2_2 | I2_1 | I2_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | I2_13 | I2_12 | I2_11 | I2_10 | I2_9 | I2_8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 38h with 2 Data Byte, (LSByte First, MSByte second), Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
I3_7 | I3_6 | I3_5 | I3_4 | I3_3 | I3_2 | I3_1 | I3_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | I3_13 | I3_12 | I3_11 | I3_10 | I3_9 | I3_8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 3Ch with 2 Data Byte, (LSByte First, MSByte second), Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
I4_7 | I4_6 | I4_5 | I4_4 | I4_3 | I4_2 | I4_1 | I4_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | I4_13 | I4_12 | I4_11 | I4_10 | I4_9 | I4_8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
13-0 | In_13- In_0 | R | 0 | Bit Descriptions: Data conversion result. The I2C data transmission is a 2-byte transfer. Note that the conversion is done using a TI proprietary multi-slope integrating converter. 14-bit Data conversion result of current for port n. The update rate is around once per 100 ms in port powered state. The equation defining the current measured is:
I = N × ISTEP Where ISTEP is defined below as well as the full scale value, according to the operating mode: |
||||
Mode | Full Scale Value | ISTEP | ||||||
Port Powered and Classification | 1 A (with 0.255 Ω Rsense) | 61.035 µA | ||||||
Note: in any of the following cases, the result through I2C interface is automatically 0000
port is in OFF mode port is OFF while in semiauto mode and detect/class is not enabled port is OFF while in semiauto mode and detection result is incorrect In manual mode, if detect/class has been enabled at least once, the register retains the result of the last measurement |
COMMAND = 32h with 2 Data Byte, (LSByte First, MSByte second), Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
V1_7 | V1_6 | V1_5 | V1_4 | V1_3 | V1_2 | V1_1 | V1_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | V1_13 | V1_12 | V1_11 | V1_10 | V1_9 | V1_8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 36h with 2 Data Byte, (LSByte First, MSByte second), Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
V2_7 | V2_6 | V2_5 | V2_4 | V2_3 | V2_2 | V2_1 | V2_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | V2_13 | V2_12 | V2_11 | V2_10 | V2_9 | V2_8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 3Ah with 2 Data Byte, (LSByte First, MSByte second), Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
V3_7 | V3_6 | V3_5 | V3_4 | V3_3 | V3_2 | V3_1 | V3_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | V3_13 | V3_12 | V3_11 | V3_10 | V3_9 | V3_8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 3Eh with 2 Data Byte, (LSByte First, MSByte second), Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSB: | |||||||
V4_7 | V4_6 | V4_5 | V4_4 | V4_3 | V4_2 | V4_1 | V4_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
MSB: | |||||||
– | – | V4_13 | V4_12 | V4_11 | V4_10 | V4_9 | V4_8 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
13-0 | Vn_13- Vn_0 | R | 0 | Bit Descriptions: Data conversion result. The I2C data transmission is a 2-byte transfer. The equation defining the voltage measured is:
V = N × VSTEP Where VSTEP is defined below as well as the full scale value: |
||||
Mode | Full Scale Value | VSTEP | ||||||
Port Powered | 60 V | 3.662 mV | ||||||
Note that a powered port voltage measurement is made between VPWR and DRAINn. Note: if a port is OFF, the result through I2C interface is automatically 0000. |
COMMAND = 40h with1 Data Byte Read/Write
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PoEP4 | PoEP3 | PoEP2 | PoEP1 | – | – | – | TPON |
R/W-0 | R/W-0 | R/W-0 | R/W-0 | – | – | – | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
7–4 | PoEP4- PoEP1 | R/W | 0 | When set, this activates the PoE Plus mode for a port which increases its ILIM and ISHORT levels to around 2 ½ times their normal settings, as shown in Figure 18. Also the PoE Plus bit is used with the Police Configuration register to define ICUT threshold. See Police Configuration register for more details on the subject. Note that the fault timer starts when the ILIM or ICUT (if ICUT is enabled) threshold is exceeded. Also see the Port Power Priority/ICUT Disable register. | ||||
Notes: | ||||||||
1) | At port turn on, the inrush current profile remains the same, whatever the state of the PoEPn bit, as shown in Figure 17. | |||||||
2) | When a PoEPn bit is set, the corresponding POLn bits in Police Configuration register are initially changed to 0x0. When a PoEPn bit is reset, the corresponding POLn bits in Police Configuration register are initially changed to 0xF. In both cases, the port police current threshold is the same value. | |||||||
3) | When a PoEPn bit is deasserted, the tLIM used for the associated port is always the nominal value (~60 ms). If PoEPn bit is asserted, then tLIM for associated port is programmable as defined in the Timing Configuration register. | |||||||
4) | If a port is turned on by use of the Type 2 IEEE Power Enable Pushbutton, the PSE does the following. When power-on is complete and if class 4 has been detected, the corresponding PoEPn bit is set and the value of the corresponding Police Configuration register is set to 640 mA (08h code). This is done within 5 ms of completion of inrush. | |||||||
0 | TPON | R/W | 0 | When set, if DETn bit (DETECT/CLASS ENABLE register) is set and while in semiauto mode, writing a 1 at a PWONn bit in the Power Enable register will turn on a port after the current detection (and class is valid if enabled) cycle is completed but only if the IEEE802.3 TPON timing specification can be met. TPON specification is the time from the completion of a valid detection cycle to port turn ON. If TPON specification cannot be met, a new detection cycle is restarted, followed by a classification cycle, at the end of which the port is turned on, but only if a valid detection is returned. For this case, there is no additional attempt to turn on the port until this push button is reasserted. If TPON bit is low, writing a 1 at a PWONn bit in the Power Enable register will turn on the associated port immediately, regardless of IEEE802.3 TPON timing specification and regardless of the detection result. |
COMMAND = 41h with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
FRV |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–0 | FRV | R | Firmware Revision number |
COMMAND = 42h with 1 Data Byte, Read/Write
The I2C watchdog timer monitors the I2C clock line in order to prevent hung software situations that could leave ports in a hazardous state. The timer can be reset by either edge on SCL input. If the watchdog timer expires, all ports will be turned off and WDS bit will be set. The nominal watchdog time-out period is 2 seconds.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
– | – | – | IWDD3 | IWDD2 | IWDD1 | IWDD0 | WDS |
– | – | – | R/W-1 | R/W-0 | R/W-1 | R/W-1 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
4–1 | IWDD3–IWDD0 | R/W | 1011b |
I2C Watchdog disable. When equal to 1011b, the watchdog is masked. Otherwise, it is umasked and the watchdog is operational. |
0 | WDS | R/W | 0 | I2C Watchdog timer status, valid even if the watchdog is masked. When set, it means that the watchdog timer has expired without any activity on I2C clock line. Writing 0 at WDS location clears it. Note that when the watchdog timer expires and if the watchdog is unmasked, all ports are also turned off. |
When the ports are turned OFF due to I2C watchdog, the corresponding bits in Detection Event register (CLSCn, DETCn), Fault Event register (DISFn, ICUTn), Start Event register (STRTn, ILIMn), Port n Status register (CLASS Pn, DETECT Pn), DETECT/CLASS ENABLE register (CLEn, DETEn) and Power-on Fault register (PFn) are also cleared.
The corresponding PGCn and PECn bits of Power Event register will also be set if there is a change. The corresponding PEn and PGn bits of Power Status Register are also updated accordingly.
NOTE
If the I2C watchdog timer has expired, the Temperature and Input voltage registers will stop being updated until the WDS bit is cleared. The WDS bit must then be cleared to allow these registers to work normally.
COMMAND = 43h with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DID | SR |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7–5 | DID | R | 110b | Device ID number (110) |
4–0 | SR | R | Silicon Revision number |
COMMAND = 44h with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
R1_7 | R1_6 | R1_5 | R1_4 | R1_3 | R1_2 | R1_1 | R1_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 45h with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
R2_7 | R2_6 | R2_5 | R2_4 | R2_3 | R2_2 | R2_1 | R2_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 46h with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
R3_7 | R3_6 | R3_5 | R3_4 | R3_3 | R3_2 | R3_1 | R3_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
COMMAND = 47h with 1 Data Byte, Read Only
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
R4_7 | R4_6 | R4_5 | R4_4 | R4_3 | R4_2 | R4_1 | R4_0 |
R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description | ||||
---|---|---|---|---|---|---|---|---|
7-0 | Rn_7- Rn_0 | R | 0 | 8-bit data conversion result of detection resistance for port n. Most recent 2-point Detection Resistance measurement result. The I2C data transmission is a 1-byte transfer. Note that the register content is not cleared at port turn off. The equation defining the resistance measured is:
R = N × RSTEP Where RSTEP is defined below as well as the full scale value: |
||||
Useable Resistance Range | RSTEP | |||||||
2 kΩ to 50 kΩ | 195.3125 Ω | |||||||