主页 微控制器 (MCU) 和处理器 微处理器和 DSP 音频和雷达 DSP SoC
主页
微控制器 (MCU) 和处理器
微处理器和 DSP
音频和雷达 DSP SoC

TMS320C54V90

已停产

用于嵌入式 V90 调制解调器解决方案的 DSP（仅 DSP）

立即订购
数据表

TMS320C54V90

已停产
数据表 立即订购

产品详情

CPU 16-bit Frequency (MHz) 58.98, 117.96 Rating Catalog Operating temperature range (°C) to
CPU 16-bit Frequency (MHz) 58.98, 117.96 Rating Catalog Operating temperature range (°C) to
LQFP (PGE) 144 484 mm² (22 mm × 22 mm)
  • Provides Two-Chip Modem Solution
  • Data Rates from 300 bps to 56 Kbps
  • Data Modulation Standards
       V.90, V.34, V.32bis, V.32, V.22bis, V.22, V.23,
       V.21 and V.23 reversible (Minitel), Bell 212, Bell 103
  • FAX Capabilities
    • ITU-T V.17, V.29, V.27ter Modulations
    • TIA/EIA 578 Class 1 Interface
  • V.42 or MNP Class 3 and 4 Error Control and V.42bis Compression
  • Caller ID
  • Field-Proven Modem Algorithms Give Highest Performance, Reliability, and Compatibility
  • Non-Volatile EEPROM Configuration Storage
  • Worldwide Telecom Approvals
  • Parallel Phone Support Including Parallel Phone Detection
  • Parallel Phone Exclusion Relay Control
  • Protected Against Surge and Overvoltage on the Telephone Line
  • Parallel Host Port Interface Supports a Variety of Industry Standard Busses
  • Integral Serial Interface (UART)
  • Autobaud on Serial DTE Interface
  • State-of-the-Art Integrated Transformerless Silicon DAA for Phone Line Interconnection
  • Applications
    • Embedded Systems
    • Set-Top Boxes
    • Gaming Consoles
    • Internet Appliances
    • Portable Devices (PDAs, digital cameras)
    • Remote Data Collection, Point-of-Sale
    • Meter Reading, Utility Monitoring
  • 40K x 16-Bit Dual-Access On-Chip RAM
  • 128K x 16-Bit On-Chip ROM
  • On-Chip Peripherals
    • Software-Programmable Wait-State Generator and Programmable Bank Switching
    • On-Chip Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source
    • Two Multichannel Buffered Serial Ports (McBSPs)
    • Enhanced 8-Bit Parallel Host-Port Interface (HPI8)
  • Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
  • On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic
  • 8.5-ns Single-Cycle Fixed-Point Instruction Execution Time (117.96 MIPS) or 17-ns Instruction Execution Time (58.98 MIPS) for 3.3-V Power Supply (1.5-V Core)
  • Available in a 144-Pin Plastic Low-Profile Quad Flatpack (LQFP) (PGE Suffix) and a 144-Pin Ball Grid Array (BGA) (GGU Suffix)

Note: Human Body Model ESD test performance for this product was demonstrated to be ±1.5 kV during product qualification. Industry standard test method used was IEA/JESD22-A114. Adherence to ESD handling precautionary procedures is advised at all times.
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
  • Provides Two-Chip Modem Solution
  • Data Rates from 300 bps to 56 Kbps
  • Data Modulation Standards
       V.90, V.34, V.32bis, V.32, V.22bis, V.22, V.23,
       V.21 and V.23 reversible (Minitel), Bell 212, Bell 103
  • FAX Capabilities
    • ITU-T V.17, V.29, V.27ter Modulations
    • TIA/EIA 578 Class 1 Interface
  • V.42 or MNP Class 3 and 4 Error Control and V.42bis Compression
  • Caller ID
  • Field-Proven Modem Algorithms Give Highest Performance, Reliability, and Compatibility
  • Non-Volatile EEPROM Configuration Storage
  • Worldwide Telecom Approvals
  • Parallel Phone Support Including Parallel Phone Detection
  • Parallel Phone Exclusion Relay Control
  • Protected Against Surge and Overvoltage on the Telephone Line
  • Parallel Host Port Interface Supports a Variety of Industry Standard Busses
  • Integral Serial Interface (UART)
  • Autobaud on Serial DTE Interface
  • State-of-the-Art Integrated Transformerless Silicon DAA for Phone Line Interconnection
  • Applications
    • Embedded Systems
    • Set-Top Boxes
    • Gaming Consoles
    • Internet Appliances
    • Portable Devices (PDAs, digital cameras)
    • Remote Data Collection, Point-of-Sale
    • Meter Reading, Utility Monitoring
  • 40K x 16-Bit Dual-Access On-Chip RAM
  • 128K x 16-Bit On-Chip ROM
  • On-Chip Peripherals
    • Software-Programmable Wait-State Generator and Programmable Bank Switching
    • On-Chip Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source
    • Two Multichannel Buffered Serial Ports (McBSPs)
    • Enhanced 8-Bit Parallel Host-Port Interface (HPI8)
  • Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
  • On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic
  • 8.5-ns Single-Cycle Fixed-Point Instruction Execution Time (117.96 MIPS) or 17-ns Instruction Execution Time (58.98 MIPS) for 3.3-V Power Supply (1.5-V Core)
  • Available in a 144-Pin Plastic Low-Profile Quad Flatpack (LQFP) (PGE Suffix) and a 144-Pin Ball Grid Array (BGA) (GGU Suffix)

Note: Human Body Model ESD test performance for this product was demonstrated to be ±1.5 kV during product qualification. Industry standard test method used was IEA/JESD22-A114. Adherence to ESD handling precautionary procedures is advised at all times.
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

The TMS320C54V90 is used to implement a full-featured, high-performance modem technology, intended for use in embedded systems and similar applications. This highly integrated solution implements a complete modem using only two chips: the TMS320C54V90 DSP with on-chip RAM and ROM, and the Si3016 line-side DAA.

The modem can connect to a host system serially (RS-232 functionality), or as an 8-bit peripheral to the processor in a host system. The TMS320C54V90 uses a standard Digital Signal Processor (DSP) and proprietary firmware to perform all the modem signal processing, the V.42/V.42bis compression, and AT commands interpretation for modem control functions.

The TMS320C54V90 also uses the latest silicon DAA technology. This technology does not require a transformer and results in lower cost, lower power, and a smaller area for the DAA function.

For serial interface applications, an integrated UART implements the serial interface with no additional hardware.

The TMS320C54V90 is used to implement a full-featured, high-performance modem technology, intended for use in embedded systems and similar applications. This highly integrated solution implements a complete modem using only two chips: the TMS320C54V90 DSP with on-chip RAM and ROM, and the Si3016 line-side DAA.

The modem can connect to a host system serially (RS-232 functionality), or as an 8-bit peripheral to the processor in a host system. The TMS320C54V90 uses a standard Digital Signal Processor (DSP) and proprietary firmware to perform all the modem signal processing, the V.42/V.42bis compression, and AT commands interpretation for modem control functions.

The TMS320C54V90 also uses the latest silicon DAA technology. This technology does not require a transformer and results in lower cost, lower power, and a smaller area for the DAA function.

For serial interface applications, an integrated UART implements the serial interface with no additional hardware.
filter 查找其他 音频和雷达 DSP SoC
下载
TI 不提供设计支持

TI 不会为该产品的新工程（例如新内容或软件更新）提供持续的设计支持。如可用，您将在产品文件夹中找到相关的配套资料、软件和工具。您也可以在 TI E2ETM 支持论坛中搜索已归档的信息。

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 TMS320C54V90 Embedded V.90 Modem DSP 数据表 (Rev. F) 2003-10-31

订购和质量