SN74LVC2G74-Q1

正在供货

汽车类具有清零和预设功能的单路上升沿 D 级触发器

产品详情

Number of channels 1 Technology family LVC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 200 IOL (max) (mA) 32 IOH (max) (mA) -32 Supply current (max) (µA) 10 Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Operating temperature range (°C) -40 to 125 Rating Automotive
Number of channels 1 Technology family LVC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 200 IOL (max) (mA) 32 IOH (max) (mA) -32 Supply current (max) (µA) 10 Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Operating temperature range (°C) -40 to 125 Rating Automotive
VSSOP (DCU) 8 6.2 mm² (2 mm × 3.1 mm)
  • Qualified for Automotive Applications
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 6.9 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

  • Qualified for Automotive Applications
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 6.9 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 5
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset 数据表 (Rev. C) 2008-4-9
产品概述 使用二进制计数器生成计时脉冲 PDF | HTML 英语版 PDF | HTML 2023-6-15
产品概述 生成可切换的使能信号 PDF | HTML 英语版 PDF | HTML 2023-6-15
应用手册 Power-Up Behavior of Clocked Devices (Rev. B) PDF | HTML 2022-12-15
更多文献资料 汽车逻辑器件 英语版 2014-2-5

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

5-8-LOGIC-EVM — 支持 5 至 8 引脚 DCK、DCT、DCU、DRL 和 DBV 封装的通用逻辑评估模块

灵活的 EVM 设计用于支持具有 5 至 8 引脚数且采用 DCK、DCT、DCU、DRL 或 DBV 封装的任何器件。
用户指南: PDF
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
参考设计

PMP31273 — 具有监控器和看门狗、适用于 C2000™ MCU 的汽车类双降压转换器参考设计

此参考设计是一款灵活、紧凑的电源,可提供 5V 和 3.3V 输出轨来为 C2000™ MCU 供电。该设计包含两个 LMR34206-Q1 超小型同步降压转换器器件和一个 TPS3850-Q1 具有可编程窗口看门狗计时器的精密电压监控器。此外,添加了一个 SN74LVC2G74-Q1 D 类触发器,以使看门狗与 C2000™ MCU 启动行为兼容。
支持的产品和硬件
参考设计

TIDA-00141 — 适用于翻转式显示的汽车类有刷电机驱动器

TIDA-00141 参考设计提供了一个用于推动式开关电机驱动系统的快速设置指南,该系统可驱动信息娱乐系统中的翻转显示屏。适用于信息娱乐系统中翻转式显示屏的驱动控制。该解决方案展示了两种反馈机制:一种基于限位开关,另一种则利用电机驱动器的电流限值功能。为加快上市速度,该设计采用全汽车级器件,支持直接连接电池,且无需软件开发。   此方案设计基于 TPS65320EVM 评估板构建。

支持的产品和硬件
参考设计

TIDA-01418 — HVAC 压缩机的汽车类高电压高功率电机驱动器参考设计

该无刷直流 (BLDC) 电机参考设计通过使用后跟分立式绝缘栅双极晶体管 (IGBT) 半桥的 UCC27712-Q1 高侧和低侧栅极驱动器来控制汽车 HVAC(暖通空调)压缩机。该参考设计使用 TI 的 InstaSPIN 软件,其中包含三相电机控制算法。设计人员可通过在 Piccolo 微控制器 (MCU) 的只读存储器 (ROM) 中使用专门的库来启用该算法,该算法还为无传感器(速度和扭矩)电机控制应用的设计人员提供了专家级工具。
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
VSSOP (DCU) 8 Ultra Librarian

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频