SN74ALVCH16374
- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 to 3.6 V
- Max tpd of 4.2 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
Widebus is a trademark of Texas Instruments.
This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.
The SN74ALVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs. OE\ can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.
OE\ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
您可能感兴趣的相似产品
功能与比较器件相同且具有相同引脚。
功能与比较器件相似。
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SN74ALVCH16374 数据表 (Rev. L) | 2004-9-7 | |||
| 应用手册 | Power-Up Behavior of Clocked Devices (Rev. B) | PDF | HTML | 2022-12-15 | |||
| 应用手册 | An Overview of Bus-Hold Circuit and the Applications (Rev. B) | 2018-9-17 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
TIDEP0043 — Acontis EtherCAT 主站协议栈参考设计
Acontis EC-Master EtherCAT 主站协议栈是一个可高度移植的软件栈，可在各种嵌入式平台上使用。EC-Master 支持高性能 TI Sitara MPU，它提供了先进的 EtherCAT 主站解决方案，客户可使用该解决方案实施 EtherCAT 通信接口板、基于 EtherCAT 的 PLC 或运动控制应用。EC-Master 架构设计不需要调度额外的任务，因此即使在无操作系统的平台（例如 AM335x 支持的 TI Starterware）上，也可以使用完整的协议栈功能。由于这种架构与高速以太网驱动程序相结合，因此可以在 Sitara 平台上实现基于 EtherCAT (...)
TIDEP0054 — 适用于变电站自动化的并行冗余协议 (PRP) 以太网参考设计
此参考设计为智能电网输电和配电网络中的变电站自动化设备提供高可靠性、低延迟网络通信。它支持 IEC 62439 标准中使用 PRU-ICSS 的并行冗余协议 (PRP) 规范。此参考设计是 FPGA 方法的较低成本替代方法，可提供在无需额外组件的情况下添加 IEC 61850 支持等功能的灵活性和性能。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| SSOP (DL) | 48 | Ultra Librarian |
| TVSOP (DGV) | 48 | Ultra Librarian |
| TSSOP (DGG) | 48 | Ultra Librarian |