主页 时钟和计时 时钟发生器
主页
时钟和计时
时钟发生器

PLL1707

正在供货

8.192MHz 至 36.864MHz、并行控制、3.3V 双路 PLL 多时钟发生器

立即订购
数据表

PLL1707

正在供货
数据表 立即订购

产品详情

Number of outputs 4 Output type LVCMOS Output frequency (max) (MHz) 36.684 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS Operating temperature range (°C) -25 to 85 Features Dual PLL Multi-Clock Rating Catalog
Number of outputs 4 Output type LVCMOS Output frequency (max) (MHz) 36.684 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS Operating temperature range (°C) -25 to 85 Features Dual PLL Multi-Clock Rating Catalog
SSOP (DBQ) 20 51.9 mm² (8.65 mm × 6 mm)
  • 27-MHz Master Clock Input
  • Generated Audio System Clock (PLL1707):
    • SCKO0: 768 fS (fS = 44.1 kHz)
    • SCKO1: 768 fS, 512 fS (fS = 48 kHz)
    • SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)
    • SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)
  • Generated Audio System Clock (PLL1708):
    • SCKO0: 768 fS (fS = 44.1 kHz)
    • SCKO1: 768 fS, 512 fS, 384 fS , 256 fS (fS = 48 kHz)
    • SCKO2: 256 fS (fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz)
    • SCKO3: 384 fS (fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz)
  • Zero PPM Error Output Clocks
  • Low Clock Jitter: 50 ps (Typical)
  • Multiple Sampling Frequencies (PLL1707):
    • fS = 32, 44.1, 48, 64, 88.2, 96 kHz
  • Multiple Sampling Frequencies (PLL1708):
    • fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz
  • 3.3-V Single Power Supply
  • PLL1707: Parallel Control
    PLL1708: Serial Control
  • Package: 20-Pin SSOP (150 mil), Lead-Free Product
  • APPLICATIONS
    • HDD + DVD Recorders
    • DVD Recorders
    • HDD Recorders
    • DVD Players
    • DVD Add-On Cards for Multimedia PCs
    • Digital HDTV Systems
    • Set-Top Boxes

The PLL1707 and PLL1708 use the same die and they are electrically identical except for mode control.
  • 27-MHz Master Clock Input
  • Generated Audio System Clock (PLL1707):
    • SCKO0: 768 fS (fS = 44.1 kHz)
    • SCKO1: 768 fS, 512 fS (fS = 48 kHz)
    • SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)
    • SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)
  • Generated Audio System Clock (PLL1708):
    • SCKO0: 768 fS (fS = 44.1 kHz)
    • SCKO1: 768 fS, 512 fS, 384 fS , 256 fS (fS = 48 kHz)
    • SCKO2: 256 fS (fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz)
    • SCKO3: 384 fS (fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz)
  • Zero PPM Error Output Clocks
  • Low Clock Jitter: 50 ps (Typical)
  • Multiple Sampling Frequencies (PLL1707):
    • fS = 32, 44.1, 48, 64, 88.2, 96 kHz
  • Multiple Sampling Frequencies (PLL1708):
    • fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz
  • 3.3-V Single Power Supply
  • PLL1707: Parallel Control
    PLL1708: Serial Control
  • Package: 20-Pin SSOP (150 mil), Lead-Free Product
  • APPLICATIONS
    • HDD + DVD Recorders
    • DVD Recorders
    • HDD Recorders
    • DVD Players
    • DVD Add-On Cards for Multimedia PCs
    • Digital HDTV Systems
    • Set-Top Boxes

The PLL1707 and PLL1708 use the same die and they are electrically identical except for mode control.

The PLL1707 are low cost, phase-locked loop (PLL) multiclock generators. The PLL1707 and PLL1708 can generate four system clocks from a 27-MHz reference input frequency. The clock outputs of the PLL1707 can be controlled by sampling frequency-control pins and those of the PLL1708 can be controlled through serial-mode control pins. The device gives customers both cost and space savings by eliminating external components and enables customers to achieve the very low-jitter performance needed for high performance audio DACs and/or ADCs. The PLL1707 and PLL1708 are ideal for MPEG-2 applications which use a 27-MHz master clock such as DVD recorders, HDD recorders, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes.

The PLL1707 are low cost, phase-locked loop (PLL) multiclock generators. The PLL1707 and PLL1708 can generate four system clocks from a 27-MHz reference input frequency. The clock outputs of the PLL1707 can be controlled by sampling frequency-control pins and those of the PLL1708 can be controlled through serial-mode control pins. The device gives customers both cost and space savings by eliminating external components and enables customers to achieve the very low-jitter performance needed for high performance audio DACs and/or ADCs. The PLL1707 and PLL1708 are ideal for MPEG-2 applications which use a 27-MHz master clock such as DVD recorders, HDD recorders, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes.
filter 查找其他 时钟发生器
下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 3.3 V Dual PLL Multi-Clock Generator 数据表 2002-12-2

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

仿真模型

PLL1707DBQ IBIS Model

SLAC205.ZIP (15 KB) - IBIS 模型
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
SSOP (DBQ) 20 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

查看全部论坛主题 查看英文版全部论坛主题

所有内容均由 TI 和社区贡献者按“原样”提供，并不构成 TI 规范。请参阅使用条款。

如果您对质量、包装或订购 TI 产品有疑问，请参阅 TI 支持。​​​​​​​​​​​​​​

视频