CDCM7005
- High Performance LVPECL and LVCMOS PLL Clock Synchronizer
- Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy Support With Manual or Automatic Selection
- Accepts LVCMOS Input Frequencies up to 200 MHz
- VCXO_IN Clock is Synchronized to One of the Two Reference Clocks
- VCXO_IN Frequencies Up to 2.2 GHz (LVPECL)
- Outputs Can Be a Combination of LVPECL and LVCMOS (Up to Five Differential LVPECL Outputs or up to 10 LVCMOS Outputs)
- Output Frequency is Selectable by ×1, /2, /3, /4, /6, /8, /16 on Each Output Individually
- Efficient Jitter Cleaning From Low PLL Loop Bandwidth
- Low Phase Noise PLL Core
- Programmable Phase Offset (PRI_REF and SEC_REF to Outputs)
- Wide Charge Pump Current Range From
200 µA to 3 mA - Dedicated Charge Pump Supply (VCC_CP) for Wide Tuning Voltage Range VCOs
- Presets Charge Pump to VCC_CP/2 for Fast Center-Frequency Setting of VC(X)O
- Analog and Digital PLL Lock Indication
- Provides VBB Bias Voltage Output for Single-Ended Input Signals (VCXO_IN)
- Frequency Hold-Over Mode Improves Fail-Safe Operation
- Power-up Control Forces LVPECL Outputs to 3-State at VCC < 1.5 V
- SPI Controllable Device Setting
- 3.3-V Power Supply
- Packaged in 64-Pin BGA (0.8 mm Pitch – ZVA) or 48-Pin QFN (RGZ)
- Industrial Temperature Range –40°C to 85°C
The CDCM7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes a VCXO (voltage controlled crystal oscillator) or VCO (voltage controlled oscillator) frequency to one of the two reference clocks. The programmable pre-divider M and the feedback-dividers N and P give a high flexibility to the frequency ratio of the reference clock to VC(X)O
VC(X)O_IN clock operates up to 2.2 GHz. Through the selection of external VC(X)O and loop filter components, the PLL loop bandwidth and damping factor can be adjust to meet different system requirements.
The CDCM7005 can lock to one of two reference clock inputs (PRI_REF and SEC_REF), supports frequency hold-over mode and fast-frequency-locking for fail-safe and increased system redundancy. The outputs of the CDCM7005 are user definable and can be any combination of up to five LVPECL outputs or up to 10 LVCMOS outputs. The built in synchronization latches ensure that all outputs are synchronized for low output skew.
All device settings, like outputs signaling, divider value, and input selection are programmable by SPI (3-wire serial peripheral interface). SPI allows individually control of the device settings.
The device operates in 3.3-V environment and is characterized for operation from –40°C to 85°C.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | CDCM7005 3.3-V High Performance Clock Synchronizer and Jitter Cleaner 数据表 (Rev. G) | PDF | HTML | 2017-8-16 | ||
| * | 辐射与可靠性报告 | CDCM7005MHFG-V Radiation Test Report | 2014-11-12 | |||
| 应用手册 | 正确理解时钟器件的抖动性能 | 2013-1-16 | ||||
| 用户指南 | GC5325 System Evaluation Kit (Rev. F) | 2011-4-20 | ||||
| 应用手册 | TLK313x/CDCM7005 Multi-hop Performance | 2009-11-1 | ||||
| 产品概述 | TSW3003: RF Transmit Signal Chain Demonstration Kit Bulletin | 2006-9-28 | ||||
| 用户指南 | CDCM7005 (BGA Package) Evaluation Module Manual (Rev. A) | 2005-12-19 | ||||
| 应用手册 | Phase Noise/Phase Jitter Performance of CDCM7005 | 2005-7-26 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
ADS5474EVM — ADS5474 14 位 400-MSPS ADC 评估模块
ADS5474EVM 是能让设计者评估德州仪器 (TI) ADS5474 器件（14 位 400MSPS ADC）的电路板。借助提供的逻辑分析器输出板，可以使用 Agilent E5405A 或 Tektronix P6980 非接触式探针直接采集 ADC LVDS 输出。
DAC5688EVM — DAC5688 评估模块
DAC5688EVM 是一块电路板，它允许设计人员评估具有宽带 LVDS 数据输入、集成 2x/4x/8x 内插滤波器、32 位 NCO 和内部参考电压的德州仪器 (TI) 双通道 16 位 800MSPS 数模转换器 (DAC)。EVM 提供了可在各种时钟、输入条件下测试 DAC5688 的灵活环境。
它能与 TSW3100 配合使用以执行各种测试程序。TSW3100 生成了测试模式，该模式将通过单行速度可达 250MSPS 的双路 CMOS 端口被馈送至 DAC5688。DAC5688EVM 具有可使 TSW3100 板与 DAC5688 同步的可编程时钟芯片。
CDCM7005 IBIS Model RGZ PKG With PKG Parasitics at 2GHz (Rev. B)
CDC-CDCM7005-CALC — CDC7005 和 CDCM7005 PLL 环路带宽计算器
This tool helps to determine the right divider values (M, N & P) and to choose the filter type and components. This calculator will help to find out the appropriate loop bandwidth, phase margin, jitter peaking, etc. just varying the loop parameters like PFD frequency, filter components, Charge pump (...)
CLOCK-TREE-ARCHITECT — 时钟树架构编程软件
时钟树架构是一款时钟树综合工具，可根据您的系统要求生成时钟树解决方案，从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据，然后生成系统级多芯片时钟解决方案。
TIDA-00075 — 高带宽和高电压任意波形发生器前端
此设计显示如何将活动接口用于 DAC5682Z 的电流接收器输出 - 这类典型应用包括任意波形发生器的前端。EVM 包括用于数模转换的 DAC5682Z、用于演示使用宽带宽运算放大器实现活动接口的 OPA695 以及用于展示具有大电压摆幅的运算放大器的 THS3091 和 THS3095。板上还包括用于生成时钟的 CDCM7005、VCXO 和基准以及用于电压调节的线性稳压器。通过 USB 接口和 GUI 软件实现与 EVM 的通信。
TIDA-01187 — 使用高速数据转换器的激光雷达脉冲飞行时间参考设计
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| BGA (ZVA) | 64 | Ultra Librarian |
| VQFN (RGZ) | 48 | Ultra Librarian |
订购和质量
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。