主页 时钟和计时 时钟缓冲器
主页
时钟和计时
时钟缓冲器

CDC2351-EP

正在供货

具有3 态输出的增强型产品 1 线路至 10 线路时钟驱动器

立即订购
数据表

CDC2351-EP

正在供货
数据表 立即订购

产品详情

Number of outputs 10 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Output skew (ps) 2500 Operating temperature range (°C) -55 to 125 Rating HiRel Enhanced Product Output type LVTTL Input type LVTTL
Number of outputs 10 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Output skew (ps) 2500 Operating temperature range (°C) -55 to 125 Rating HiRel Enhanced Product Output type LVTTL Input type LVTTL
SSOP (DB) 24 63.96 mm² (8.2 mm × 7.8 mm)
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
  • Operates at 3.3-V VCC
  • LVTTL-Compatible Inputs and Outputs
  • Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Distributes One Clock Input to 10 Outputs
  • Outputs Have Internal Series Damping Resistor to Reduce Transmission Line Effects
  • Distributed VCC and Ground Pins Reduce Switching Noise
  • State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
  • Shrink Small-Outline (DB) Package

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
EPIC-IIB is a trademark of Texas Instruments.
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
  • Operates at 3.3-V VCC
  • LVTTL-Compatible Inputs and Outputs
  • Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Distributes One Clock Input to 10 Outputs
  • Outputs Have Internal Series Damping Resistor to Reduce Transmission Line Effects
  • Distributed VCC and Ground Pins Reduce Switching Noise
  • State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
  • Shrink Small-Outline (DB) Package

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
EPIC-IIB is a trademark of Texas Instruments.

The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to 10 outputs (Y) with minimum skew for clock distribution. The output-enable (OE)\ input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC.

The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC2351M is characterized for operation over the full military temperature range of –55°C to 125°C.

The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to 10 outputs (Y) with minimum skew for clock distribution. The output-enable (OE)\ input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC.

The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC2351M is characterized for operation over the full military temperature range of –55°C to 125°C.
filter 查找其他 时钟缓冲器
下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 3
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 CDC2351-EP: 1-Line to 10-Line Clock Driver w/3-State Outputs 数据表 (Rev. A) 2004-8-24
* 辐射与可靠性报告 CDC2351MDBREP Reliability Report 2011-8-25
* VID CDC2351-EP VID V6204757 2016-6-21

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

封装 引脚 CAD 符号、封装和 3D 模型
SSOP (DB) 24 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

支持和培训

视频