CD4070B
- High-Voltage Types (20V Rating)
- CD4070B - Quad Exclusive-OR Gate
- CD4077B - Quad Exclusive-NOR Gate
- Medium Speed Operation
- tPHL, tPLH = 65ns (Typ) at VDD = 10V, CL = 50pF
- 100% Tested for Quiescent Current at 20V
- Standardized Symmetrical Output Characteristics
- 5V, 10V and 15V Parametric Ratings
- Maximum Input Current of 1µA at 18V Over Full Package Temperature Range
- 100nA at 18V and 25°C
- Noise Margin (Over Full Package Temperature Range)
- 1V at VDD = 5V, 2V at VDD = 10V, 2.5V at VDD = 15V
- Meets All Requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of B Series CMOS Devices
- Applications
- Logical Comparators
- Adders/Subtractors
- Parity Generators and Checkers
Data sheet acquired from Harris Semiconductor
The Harris CD4070B contains four independent Exclusive-OR gates. The Harris CD4077B contains four independent Exclusive-NOR gates.
The CD4070B and CD4077B provide the system designer with a means for direct implementation of the Exclusive-OR and Exclusive-NOR functions, respectively.
技术文档
未找到结果。请清除搜索并重试。
查看全部 1
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | CD4070B, CD4077B 数据表 (Rev. E) | 2003-8-21 |
设计与开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
评估板
14-24-LOGIC-EVM — 采用 14 引脚至 24 引脚 D、DB、DGV、DW、DYY、NS 和 PW 封装的逻辑产品通用评估模块
14-24-LOGIC-EVM 评估模块 (EVM) 设计用于支持采用 14 引脚至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| PDIP (N) | 14 | Ultra Librarian |
| SOP (NS) | 14 | Ultra Librarian |
| SOIC (D) | 14 | Ultra Librarian |
| TSSOP (PW) | 14 | Ultra Librarian |