产品详情

Bits (#) 4 Data rate (max) (Mbps) 24 Direction control (typ) Fixed-direction Vin (min) (V) 3 Vin (max) (V) 18 Vout (min) (V) 3 Vout (max) (V) 18 Applications GPIO Features High-voltage Prop delay (ns) 600 Technology family CD4000 Supply current (max) (mA) 0.6 Rating Military Operating temperature range (°C) -55 to 125
Bits (#) 4 Data rate (max) (Mbps) 24 Direction control (typ) Fixed-direction Vin (min) (V) 3 Vin (max) (V) 18 Vout (min) (V) 3 Vout (max) (V) 18 Applications GPIO Features High-voltage Prop delay (ns) 600 Technology family CD4000 Supply current (max) (mA) 0.6 Rating Military Operating temperature range (°C) -55 to 125
CDIP (J) 16 135.3552 mm² (— mm × — mm)
  • Independence of power supply sequence considerations - VCC can exceed VDD, input signals can exceed both VCC and VDD
  • Up and down level-shifting capability
  • Three-state outputs with separate enable controls
  • Standardized, symmetrical output characteristics
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 uA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • Noise margin (full package-temperature range):
       = 1 V at VCC = 5 V, VDD = 10 V
       = 2 V at VCC = 10 V, VDD = 15 V
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
  • Applications:
    • High-or-low level-shifting with three-state outputs for unidirectional or bidirectional bussing.
    • Isolation of logic subsystems using separate power supplies from supply sequencing, supply loss and supply regulation considerations

Data sheet acquired from Harris Semiconductor

  • Independence of power supply sequence considerations - VCC can exceed VDD, input signals can exceed both VCC and VDD
  • Up and down level-shifting capability
  • Three-state outputs with separate enable controls
  • Standardized, symmetrical output characteristics
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 uA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • Noise margin (full package-temperature range):
       = 1 V at VCC = 5 V, VDD = 10 V
       = 2 V at VCC = 10 V, VDD = 15 V
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
  • Applications:
    • High-or-low level-shifting with three-state outputs for unidirectional or bidirectional bussing.
    • Isolation of logic subsystems using separate power supplies from supply sequencing, supply loss and supply regulation considerations

Data sheet acquired from Harris Semiconductor

CD40109B contains four low-to-high-voltage level-shifting circuits. Each circuit will shift a low-voltage digital-logic input signal (A, B, C, D) with logical 1 = VCC and logical 0 = VSS to a higher-voltage output signal (E, F, G, H) with logical 1 = VDD and logical 0 = VSS.

The CD40109, unlike other low-to-high level-shifting circuits, does not require the presence of the high-voltage supply (VDD) before the application of either the low-voltage supply (VCC) or the input signals. There are no restrictions on the sequence of application of VDD, VCC, or the input signals. In addition, with one exception there are no restrictions on the relative magnitudes of the supply voltages or input signals within the device maximum ratings, provided that the input signal swings between VSS and at least 0.7 VCC; VCC may exceed VDD, and input signals may exceed VCC and VDD. When operated in the mode VCC > VDD, the CD40109 will operate as a high-to-low level-shifter.

The CD40109 also features individual three-state output capability. A low level on any of the separately enabled three-state output controls produces a high-impedance state in the corresponding output.

The CD40109B-Series types are supplied in 16-lead ceramic dual-in-line packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD40109B contains four low-to-high-voltage level-shifting circuits. Each circuit will shift a low-voltage digital-logic input signal (A, B, C, D) with logical 1 = VCC and logical 0 = VSS to a higher-voltage output signal (E, F, G, H) with logical 1 = VDD and logical 0 = VSS.

The CD40109, unlike other low-to-high level-shifting circuits, does not require the presence of the high-voltage supply (VDD) before the application of either the low-voltage supply (VCC) or the input signals. There are no restrictions on the sequence of application of VDD, VCC, or the input signals. In addition, with one exception there are no restrictions on the relative magnitudes of the supply voltages or input signals within the device maximum ratings, provided that the input signal swings between VSS and at least 0.7 VCC; VCC may exceed VDD, and input signals may exceed VCC and VDD. When operated in the mode VCC > VDD, the CD40109 will operate as a high-to-low level-shifter.

The CD40109 also features individual three-state output capability. A low level on any of the separately enabled three-state output controls produces a high-impedance state in the corresponding output.

The CD40109B-Series types are supplied in 16-lead ceramic dual-in-line packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

下载

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相似。
TXH0137D-Q1 预发布 具有开漏输出的汽车级、固定方向、7 位 30V 电压电平转换器 Automotive qualified and higher voltage range with open drain output

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 CD40109B TYPES 数据表 (Rev. B) 2003-1-15

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​