ADS5231
- Single +3.3V Supply
- High SNR: 70.7dBFS at fIN = 5MHz
- Total Power Dissipation: Internal Reference: 321mW External Reference: 285mW
- Internal or External Reference
- Low DNL: ±0.3LSB
- Flexible Input Range: 1.5VPP to 2VPP
- TQFP-64 Package
- APPLICATIONS
- Communications IF Processing
- Communications Base Stations
- Test Equipment
- Medical Imaging
- Video Digitizing
- CCD Digitizing
All other trademarks are the property of their respective owners
The ADS5231 is a dual, high-speed, high dynamic range, 12-bit pipelined analog-to-digital converter (ADC). This converter includes a high-bandwidth sample-and-hold amplifier that gives excellent spurious performance up to and beyond the Nyquist rate. The differential nature of the sample-and-hold amplifier and ADC circuitry minimizes even-order harmonics and gives excellent common-mode noise immunity.
The ADS5231 provides for setting the full-scale range of the converter without any external reference circuitry. The internal reference can be disabled, allowing low-drive, external references to be used for improved tracking in multichannel systems.
The ADS5231 provides an over-range indicator flag to indicate an input signal that exceeds the full-scale input range of the converter. This flag can be used to reduce the gain of front-end gain control circuitry. There is also an output enable pin to allow for multiplexing and testing on a printed circuit board (PCB).
The ADS5231 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. The ADS5231 is available in a TQFP-64 package.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | Dual, 12-Bit, 40MSPS, +3.3V Analog-to-Digital Converter 数据表 (Rev. A) | 2007-1-16 | |||
| 应用手册 | Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) | 2015-5-22 | ||||
| 应用手册 | Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) | 2013-7-19 | ||||
| 应用手册 | Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) | 2010-9-10 | ||||
| 应用手册 | Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio | 2009-4-28 | ||||
| 应用手册 | CDCE62005 as Clock Solution for High-Speed ADCs | 2008-9-4 | ||||
| 应用手册 | CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters | 2008-6-8 | ||||
| 应用手册 | Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 | 2008-6-2 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
ADS5231EVM — ADS5231 双通道、12 位、40MSPS 模数转换器评估模块
ADS5231EVM 旨在方便地评估具有 CMOS 输出的双路 12 位40MSPS ADS5231 模数转换器的性能。ADS5231EVM 可与 ADC 数字采集卡 TSW1100 配对使用，以便快速评估器件的性能。
ADC-HARMONIC-CALC — ADC Frequency Calculator Download
ADC 谐波计算工具是基于 excel 的计算器，用于确定当模数转换器中出现奈奎斯特混叠后高次谐波的频率空间的位置。
如果给定 ADC 采样速率和有用信号的范围，该计算器可以确定第 2 至第 9 谐波是否会返送到有用信号的频带中。图表以图形方式显示了在出现奈奎斯特混叠后基本信号以及第 2 至第 9 谐波的位置。
ANALOG-ENGINEER-CALC — PC software analog engineer's calculator
模拟工程师计算器旨在加快模拟电路设计工程师经常运用的许多重复性计算。该基于 PC 的工具提供图形界面，其中显示各种常见计算列表，从使用反馈电阻器设置运算放大器增益到选择合适的电路设计元件，以稳定模数转换器 (ADC) 驱动器缓冲器电路。
除了可用作独立工具之外，该计算器还能很好地与模拟工程师口袋参考中所述的概念配合使用。
JITTER-SNR-CALC — Jitter and SNR calculator
JITTER-SNR-CALC 可用于根据输入频率和时钟抖动来计算 ADC 的理论信噪比 (SNR) 性能。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| TQFP (PAG) | 64 | Ultra Librarian |
订购和质量
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。