主页 微控制器 (MCU) 和处理器 数字信号处理器 (DSP)
主页
微控制器 (MCU) 和处理器
数字信号处理器 (DSP)

TMS320VC33

正在供货

C30x 浮点 DSP

立即订购
数据表

TMS320VC33

正在供货
数据表 立即订购

产品详情

DSP type 1 C3x DSP (max) (MHz) 75 CPU 32-bit Rating Catalog Operating temperature range (°C) 0 to 0
DSP type 1 C3x DSP (max) (MHz) 75 CPU 32-bit Rating Catalog Operating temperature range (°C) 0 to 0
LQFP (PGE) 144 484 mm² 22 x 22
  • High-Performance Floating-Point Digital Signal Processor (DSP):
    • TMS320VC33-150
      • 13-ns Instruction Cycle Time
      • 150 Million Floating-Point Operations Per Second (MFLOPS)
      • 75 Million Instructions Per Second (MIPS)
    • TMS320VC33-120
      • 17-ns Instruction Cycle Time
      • 120 MFLOPS
      • 60 MIPS
  • 34K × 32-Bit (1.1-Mbit) On-Chip Words of Dual-Access Static Random-Access Memory (SRAM) Configured in 2 × 16K Plus 2 × 1K Blocks to Improve Internal Performance
  • x5 Phase-Locked Loop (PLL) Clock Generator
  • Very Low Power: < 200 mW @ 150 MFLOPS
  • 32-Bit High-Performance CPU
  • 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
  • Four Internally Decoded Page Strobes to Simplify Interface to I/O and Memory Devices
  • Boot-Program Loader
  • EDGEMODE Selectable External Interrupts
  • 32-Bit Instruction Word, 24-Bit Addresses
  • Eight Extended-Precision Registers
  • On-Chip Memory-Mapped Peripherals:
    • One Serial Port
    • Two 32-Bit Timers
    • Direct Memory Access (DMA) Coprocessor for Concurrent I/O and CPU Operation
  • Fabricated Using the 0.18-µm (leff-Effective Gate Length) TImeline™ Technology by Texas Instruments (TI)
  • 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
  • Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • Two Low-Power Modes
  • Two- and Three-Operand Instructions
  • Parallel Arithmetic/Logic Unit (ALU) and Multiplier Execution in a Single Cycle
  • Block-Repeat Capability
  • Zero-Overhead Loops With Single-Cycle Branches
  • Conditional Calls and Returns
  • Interlocked Instructions for Multiprocessing Support
  • Bus-Control Registers Configure Strobe-Control Wait-State Generation
  • 1.8-V (Core) and 3.3-V (I/O) Supply Voltages
  • On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG)

IEEE Standard 1149.1-1990 Standard-Test-Access Port
TImeline is a trademark of Texas Instruments.
Other trademarks are the property of their respective owners.
  • High-Performance Floating-Point Digital Signal Processor (DSP):
    • TMS320VC33-150
      • 13-ns Instruction Cycle Time
      • 150 Million Floating-Point Operations Per Second (MFLOPS)
      • 75 Million Instructions Per Second (MIPS)
    • TMS320VC33-120
      • 17-ns Instruction Cycle Time
      • 120 MFLOPS
      • 60 MIPS
  • 34K × 32-Bit (1.1-Mbit) On-Chip Words of Dual-Access Static Random-Access Memory (SRAM) Configured in 2 × 16K Plus 2 × 1K Blocks to Improve Internal Performance
  • x5 Phase-Locked Loop (PLL) Clock Generator
  • Very Low Power: < 200 mW @ 150 MFLOPS
  • 32-Bit High-Performance CPU
  • 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
  • Four Internally Decoded Page Strobes to Simplify Interface to I/O and Memory Devices
  • Boot-Program Loader
  • EDGEMODE Selectable External Interrupts
  • 32-Bit Instruction Word, 24-Bit Addresses
  • Eight Extended-Precision Registers
  • On-Chip Memory-Mapped Peripherals:
    • One Serial Port
    • Two 32-Bit Timers
    • Direct Memory Access (DMA) Coprocessor for Concurrent I/O and CPU Operation
  • Fabricated Using the 0.18-µm (leff-Effective Gate Length) TImeline™ Technology by Texas Instruments (TI)
  • 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
  • Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • Two Low-Power Modes
  • Two- and Three-Operand Instructions
  • Parallel Arithmetic/Logic Unit (ALU) and Multiplier Execution in a Single Cycle
  • Block-Repeat Capability
  • Zero-Overhead Loops With Single-Cycle Branches
  • Conditional Calls and Returns
  • Interlocked Instructions for Multiprocessing Support
  • Bus-Control Registers Configure Strobe-Control Wait-State Generation
  • 1.8-V (Core) and 3.3-V (I/O) Supply Voltages
  • On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG)

IEEE Standard 1149.1-1990 Standard-Test-Access Port
TImeline is a trademark of Texas Instruments.
Other trademarks are the property of their respective owners.

The TMS320VC33 DSP is a 32-bit, floating-point processor manufactured in 0.18-µm four-level-metal CMOS (TImeline) technology. The TMS320VC33 is part of the TMS320C3x generation of DSPs from Texas Instruments.

The TMS320C3x’s internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 150 million floating-point operations per second (MFLOPS). The TMS320VC33 optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The TMS320VC33 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are the results of these features.

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The TMS320C3x supports a wide variety of system applications from host processor to dedicated coprocessor. High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

The TMS320VC33 is a superset of the TMS320C31. Designers now have an additional 1M bits of on-chip SRAM, a maximum throughput of 150 MFLOPS, and several I/O enhancements that allow easy upgrades to current systems or creation of new baselines. This data sheet provides information required to fully utilize the new features of the TMS320VC33 device. For general TMS320C3x architecture and programming information, see the TMS320C3x User’s Guide (literature number SPRU031).

The TMS320VC33 DSP is a 32-bit, floating-point processor manufactured in 0.18-µm four-level-metal CMOS (TImeline) technology. The TMS320VC33 is part of the TMS320C3x generation of DSPs from Texas Instruments.

The TMS320C3x’s internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 150 million floating-point operations per second (MFLOPS). The TMS320VC33 optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The TMS320VC33 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are the results of these features.

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The TMS320C3x supports a wide variety of system applications from host processor to dedicated coprocessor. High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

The TMS320VC33 is a superset of the TMS320C31. Designers now have an additional 1M bits of on-chip SRAM, a maximum throughput of 150 MFLOPS, and several I/O enhancements that allow easy upgrades to current systems or creation of new baselines. This data sheet provides information required to fully utilize the new features of the TMS320VC33 device. For general TMS320C3x architecture and programming information, see the TMS320C3x User’s Guide (literature number SPRU031).
open-in-new 查找其他 数字信号处理器 (DSP)
下载 观看带字幕的视频 视频

TI 不提供设计支持

TI 不会为该产品的新工程（例如新内容或软件更新）提供持续的设计支持。如可用，您将在产品文件夹中找到相关的配套资料、软件和工具。您也可以在 TI E2ETM 支持论坛中搜索已归档的信息。

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 29
类型 标题 下载最新的英语版本 日期
* 数据表 TMS320VC33 Digital Signal Processor 数据表 (Rev. E) 2004年 1月 30日
应用手册 320C3x, 320C4x, and 320MCM42x Power-Up Sensitivity at Cold Temperatures (Rev. D) 2004年 8月 6日
用户指南 TMS320C33 User's Guide (Rev. F) 2004年 3月 31日
更多文献资料 SM302VC33GNMM150, SMJ320VC33HFGM150, SM320VC33GNMEP (Rev. C) 2002年 12月 18日
应用手册 UltraLow-Power Supply Voltage Supervisor Family TPS383x 2000年 6月 20日
用户指南 TMS320C3x/C4x Assembly Language Tools User's Guide (Rev. D) 1998年 4月 16日
用户指南 TMS320C3x/C4x Optimizing C Compiler User's Guide (Rev. H) 1998年 4月 14日
应用手册 EDRAM Memory Controller for the TMS320C31 DSP Application Report 1998年 1月 1日
用户指南 TMS320C3x General-Purpose Applications User's Guide 1998年 1月 1日
应用手册 An Adaptive Noise Cancelling System to Enhance Sonar Receiver Performance -C31 1997年 7月 1日
应用手册 Implementing Vocoder and HFF Modem Algorithms Using the TMS320C31 DSP 1997年 7月 1日
应用手册 Implementing a Fast 3-D Vision Sensor With Multiple TMS320C31 DSPs 1997年 7月 1日
应用手册 Implementing a Noise Cancellation System with the TMS320C31 1997年 7月 1日
应用手册 In-Service, Non-Intrusive Measurement Device in Telecomm. Networks - TMS320C31 1997年 7月 1日
应用手册 Real-Tme Implementation of a COFDM Modem for Data Transmission Over HF Channels 1997年 7月 1日
应用手册 Signal Processing Subsystem-Detection of Stimulated Otoacoustic Emissions 'C31 1997年 7月 1日
应用手册 Switching From Bootloader to MP Mode with TMS320C31 1997年 6月 1日
应用手册 An Introduction to Fractal Image Compression 1997年 1月 1日
应用手册 Interfacing Memory to the TMS320C32 DSP (Rev. A) 1996年 5月 1日
应用手册 FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (Rev. A) 1996年 3月 1日
应用手册 FIFO Synchronous Retransmit: Programmable DSP-Interface for FIR Filtering (Rev. A) 1996年 3月 1日
应用手册 Interfacing TI Clocked FIFOs With TI Floating-Point DSPs (Rev. A) 1996年 3月 1日
应用手册 How TMS320 Tools Interact With the TMS320C32's Enhanced Memory Interface 1995年 11月 1日
应用手册 Engine Knock Detection Using Spectral Analysis With TMS320C25 or TMS320C30 DSPs 1995年 1月 1日
用户指南 JTAG/MPSD Emulation Technical Reference (Rev. A) 1994年 12月 1日
应用手册 Setting Up TMS320 DSP Interrupts in 'C' 1994年 11月 1日
用户指南 TMS320C3x Workstation Emulator Installation Guide 1994年 11月 1日
用户指南 TMS320C3x Evaluation Module Installation Guide 1993年 11月 1日
应用手册 TMS320C31 Embedded Control Technical Brief 1992年 8月 1日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

IDE、配置、编译器或调试器

CODECOMPOSER — Code Composer IDE - TMS320C3x/C4x 器件

Additional Information


Code Composer v4 was the last release of the Code Composer IDE that supported older digital signal processors such as TMS320C3x/4x and TMS320C2x/C5x.  There were different versions for these families. These products are no longer available for purchase or download. (...)

查看选项
设计工具

PROCESSORS-3P-SEARCH — 基于 Arm® 的 MPU、基于 Arm 的 MCU 和 DSP 第三方搜索工具

TI 已与多家公司合作，提供各种使用 TI 处理器的软件、工具和 SOM，从而加快您的量产速度。下载此搜索工具，快速浏览我们的第三方解决方案，并寻找合适的第三方来满足您的需求。此处所列的软件、工具和模块由独立的第三方生产和管理，而非德州仪器 (TI)。

搜索工具按产品类型划分为以下类别：

  • 工具包括 IDE/编译器、调试和跟踪、仿真和建模软件以及闪存编程器。
  • 操作系统包括 TI 处理器支持的操作系统。
  • 应用软件是指应用特定的软件，包括在 TI 处理器上运行的中间件和库。
  • SoM 是模块上系统解决方案
下载
封装 引脚 下载
LQFP (PGE) 144 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频