产品详情

Rating Catalog Operating temperature range (°C) to
Rating Catalog Operating temperature range (°C) to
LQFP (PZ) 100 256 mm² 16 x 16
  • Powerful 16-Bit TMS320C5x CPU
  • 20-, 25-, 35-, and 50-ns Single-Cycle Instruction Execution Time for 5-V Operation
  • 25-, 40-, and 50-ns Single-Cycle Instruction Execution Time for 3-V Operation
  • Single-Cycle 16 × 16-Bit Multiply/Add
  • 224K × 16-Bit Maximum Addressable External Memory Space (64K Program, 64K Data, 64K I/O, and 32K Global)
  • 2K, 4K, 8K, 16K, 32K × 16-Bit Single-Access On-Chip Program ROM
  • 1K, 3K, 6K, 9K × 16-Bit Single-Access On-Chip Program/ Data RAM (SARAM)
  • 1K Dual-Access On-Chip Program/ Data RAM (DARAM)
  • Full-Duplex Synchronous Serial Port for Coder/Decoder Interface
  • Time-Division-Multiplexed (TDM) Serial Port
  • Hardware or Software Wait-State Generation Capability
  • On-Chip Timer for Control Operations
  • Repeat Instructions for Efficient Use of Program Space
  • Buffered Serial Port
  • Host Port Interface
  • Multiple Phase-Locked Loop (PLL) Clocking Options (×1, ×2, ×3, ×4, ×5, ×9 Depending on Device)
  • Block Moves for Data/Program Management
  • On-Chip Scan-Based Emulation Logic
  • Boundary Scan
  • Five Packaging Options
    • 100-Pin Quad Flat Package (PJ Suffix)
    • 100-Pin Thin Quad Flat Package (PZ Suffix)
    • 128-Pin Thin Quad Flat Package (PBK Suffix)
    • 132-Pin Quad Flat Package (PQ Suffix)
    • 144-Pin Thin Quad Flat Package (PGE Suffix)
  • Low Power Dissipation and Power-Down Modes:
    • 47 mA (2.35 mA/ MIP) at 5 V, 40-MHz Clock (Average)
    • 23 mA (1.15 mA/ MIP) at 3 V, 40-MHz Clock (Average)
    • 10 mA at 5 V, 40-MHz Clock (IDLE1 Mode)
    • 3 mA at 5 V, 40-MHz Clock (IDLE2 Mode)
    • 5 mA at 5 V, Clocks Off (IDLE2 Mode)
  • High-Performance Static CMOS Technology
  • IEEE Standard 1149.1 Test-Access Port (JTAG)

TI is a trademark of Texas Instruments Incorporated.
IEEE Standard 1149.1\x961990, IEEE Standard Test-Access Port and Boundary-Scan Architecture.
References to 'C5x in this document include both TMS320C5x and TMS320LC5x devices unless specified otherwise.

  • Powerful 16-Bit TMS320C5x CPU
  • 20-, 25-, 35-, and 50-ns Single-Cycle Instruction Execution Time for 5-V Operation
  • 25-, 40-, and 50-ns Single-Cycle Instruction Execution Time for 3-V Operation
  • Single-Cycle 16 × 16-Bit Multiply/Add
  • 224K × 16-Bit Maximum Addressable External Memory Space (64K Program, 64K Data, 64K I/O, and 32K Global)
  • 2K, 4K, 8K, 16K, 32K × 16-Bit Single-Access On-Chip Program ROM
  • 1K, 3K, 6K, 9K × 16-Bit Single-Access On-Chip Program/ Data RAM (SARAM)
  • 1K Dual-Access On-Chip Program/ Data RAM (DARAM)
  • Full-Duplex Synchronous Serial Port for Coder/Decoder Interface
  • Time-Division-Multiplexed (TDM) Serial Port
  • Hardware or Software Wait-State Generation Capability
  • On-Chip Timer for Control Operations
  • Repeat Instructions for Efficient Use of Program Space
  • Buffered Serial Port
  • Host Port Interface
  • Multiple Phase-Locked Loop (PLL) Clocking Options (×1, ×2, ×3, ×4, ×5, ×9 Depending on Device)
  • Block Moves for Data/Program Management
  • On-Chip Scan-Based Emulation Logic
  • Boundary Scan
  • Five Packaging Options
    • 100-Pin Quad Flat Package (PJ Suffix)
    • 100-Pin Thin Quad Flat Package (PZ Suffix)
    • 128-Pin Thin Quad Flat Package (PBK Suffix)
    • 132-Pin Quad Flat Package (PQ Suffix)
    • 144-Pin Thin Quad Flat Package (PGE Suffix)
  • Low Power Dissipation and Power-Down Modes:
    • 47 mA (2.35 mA/ MIP) at 5 V, 40-MHz Clock (Average)
    • 23 mA (1.15 mA/ MIP) at 3 V, 40-MHz Clock (Average)
    • 10 mA at 5 V, 40-MHz Clock (IDLE1 Mode)
    • 3 mA at 5 V, 40-MHz Clock (IDLE2 Mode)
    • 5 mA at 5 V, Clocks Off (IDLE2 Mode)
  • High-Performance Static CMOS Technology
  • IEEE Standard 1149.1 Test-Access Port (JTAG)

TI is a trademark of Texas Instruments Incorporated.
IEEE Standard 1149.1\x961990, IEEE Standard Test-Access Port and Boundary-Scan Architecture.
References to 'C5x in this document include both TMS320C5x and TMS320LC5x devices unless specified otherwise.

The TMS320C5x generation of the Texas Instruments (TI™) TMS320 digital signal processors (DSPs) is fabricated with static CMOS integrated circuit technology; the architectural design is based upon that of an earlier TI DSP, the TMS320C25. The combination of advanced Harvard architecture, on-chip peripherals, on-chip memory, and a highly specialized instruction set is the basis of the operational flexibility and speed of the 'C5x devices. They execute up to 50 million instructions per second (MIPS).

The 'C5x devices offer these advantages:

  • Enhanced TMS320 architectural design for increased performance and versatility
  • Modular architectural design for fast development of spin-off devices
  • Advanced integrated-circuit processing technology for increased performance
  • Upward-compatible source code (source code for 'C1x and 'C2x DSPs is upward compatible with 'C5x DSPs.)
  • Enhanced TMS320 instruction set for faster algorithms and for optimized high-level language operation
  • New static-design techniques for minimizing power consumption and maximizing radiation tolerance
  • Table 1 provides a comparison of the devices in the 'C5x generation. It shows the capacity of on-chip RAM and ROM memories, number of serial and parallel I/O ports, execution time of one machine cycle, and type of package with total pin count.

    The TMS320C5x generation of the Texas Instruments (TI™) TMS320 digital signal processors (DSPs) is fabricated with static CMOS integrated circuit technology; the architectural design is based upon that of an earlier TI DSP, the TMS320C25. The combination of advanced Harvard architecture, on-chip peripherals, on-chip memory, and a highly specialized instruction set is the basis of the operational flexibility and speed of the 'C5x devices. They execute up to 50 million instructions per second (MIPS).

    The 'C5x devices offer these advantages:

  • Enhanced TMS320 architectural design for increased performance and versatility
  • Modular architectural design for fast development of spin-off devices
  • Advanced integrated-circuit processing technology for increased performance
  • Upward-compatible source code (source code for 'C1x and 'C2x DSPs is upward compatible with 'C5x DSPs.)
  • Enhanced TMS320 instruction set for faster algorithms and for optimized high-level language operation
  • New static-design techniques for minimizing power consumption and maximizing radiation tolerance
  • Table 1 provides a comparison of the devices in the 'C5x generation. It shows the capacity of on-chip RAM and ROM memories, number of serial and parallel I/O ports, execution time of one machine cycle, and type of package with total pin count.

    下载 观看带字幕的视频 视频

    技术文档

    star =有关此产品的 TI 精选热门文档
    未找到结果。请清除搜索并重试。
    查看全部 13
    类型 标题 下载最新的英语版本 日期
    * 数据表 Digital Signal Processors 数据表 (Rev. A) 1996年 4月 1日
    用户指南 TMS320C5x Evaluation Module Installation Guide (Rev. C) 1996年 9月 1日
    应用手册 Improving 32-Channel DTMF Decoders in PBX Systems Using the TMS320C5x DSP 1996年 6月 1日
    用户指南 TMS320C5x DSP Starter Kit User's Guide (Rev. A) 1996年 6月 1日
    应用手册 Use of the TMS320C5x Internal Oscillator With External Crystals or Resonators 1995年 7月 1日
    应用手册 A PCMCIA TMS320 DSP MediaCard for Sound and Fax/Modem Applications 1995年 3月 1日
    用户指南 TMS320C5x Emulator Installation Guide (Rev. B) 1994年 12月 1日
    应用手册 Setting Up TMS320 DSP Interrupts in 'C' 1994年 11月 1日
    应用手册 Minimizing Quantization Effects Using the TMS320 DSP Family 1994年 7月 1日
    应用手册 Telecommunications Applications With the TMS320C5x 1994年 3月 1日
    用户指南 TMS320C5x C Source Debugger User's Guide (Rev. B) 1994年 2月 1日
    应用手册 Calculation Of TMS320C5x Power Dissipation 1993年 4月 1日
    用户指南 Parallel Debug Mgr Addendum to TMS320C4x & TMS320C5x C Source Debugger UGs 1993年 4月 1日

    设计和开发

    如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

    设计工具

    PROCESSORS-3P-SEARCH — 基于 Arm® 的 MPU、基于 Arm 的 MCU 和 DSP 第三方搜索工具

    TI 已与多家公司合作,提供各种使用 TI 处理器的软件、工具和 SOM,从而加快您的量产速度。下载此搜索工具,快速浏览我们的第三方解决方案,并寻找合适的第三方来满足您的需求。此处所列的软件、工具和模块由独立的第三方生产和管理,而非德州仪器 (TI)。

    搜索工具按产品类型划分为以下类别:

    • 工具包括 IDE/编译器、调试和跟踪、仿真和建模软件以及闪存编程器。
    • 操作系统包括 TI 处理器支持的操作系统。
    • 应用软件是指应用特定的软件,包括在 TI 处理器上运行的中间件和库。
    • SoM 是模块上系统解决方案
    封装 引脚 下载
    LQFP (PZ) 100 查看选项

    订购和质量

    包含信息:
    • RoHS
    • REACH
    • 器件标识
    • 引脚镀层/焊球材料
    • MSL 等级/回流焊峰值温度
    • MTBF/时基故障估算
    • 材料成分
    • 鉴定摘要
    • 持续可靠性监测
    包含信息:
    • 制造厂地点
    • 封装厂地点

    支持和培训

    视频