封装信息
| 封装 | 引脚 TSSOP (PW) | 24 |
| 工作温度范围 (°C) -40 to 85 |
| 包装数量 | 包装 60 | TUBE |
SN74LVC4245A 的特性
- 8-bit direction controlled translating bus transceiver
- 5.5V on A port and 2.7V to 3.6V on B port
- High drive strength for heavier loading conditions
- 24mA at 3V supply
- Robust, glitch-free power supply sequencing
- VCC isolation and VCC disconnect feature
- If either VCC input is below 100mV or left floating, all I/O outputs are disabled and become high impedance
- Control inputs VIH/VIL levels are referenced to VCCA voltage
- Ioff supports Partial-Power-Down node operation
- Latch-up performance exceeds 250mA per JESD 17
- Operating temperature range -40°C to 85°C
- ESD protection exceeds JESD 22
- 2000V Human-Body Model
- 1000V Charged-Device Model
- Compatible with SN74LVC4245
SN74LVC4245A 的说明
This 8-bit (octal) noninverting bus transceiver contains two separate supply rails; B port has VCCB, which is set at 3.3V, and A port has VCCA, which is set at 5V. This allows for translation from a 3.3V to a 5V environment, and vice versa.
The SN74LVC4245A device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated. The control circuitry (DIR, OE) is powered by VCCA.
The SN74LVC4245A device terminal out allows the designer to switch to a normal all 3.3V or all 5V 20-terminal SN74LVC4245 device without board re-layout. The designer uses the data paths for pins 2–11 and 14–23 of the SN74LVC4245A device to align with the conventional ’245 terminal out.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature is designed so that if either VCCA or VCCB is less than 100mV, both I/O ports enter a high-impedance state by disabling the outputs.