数据表
SN74CBTLV3126-Q1
- Standard 126-type pinout
- 5-Ω switch connection between two ports
- Rail-to-rail switching on data I/O ports
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 100 mA per JESD 78, Class II
The SN74CBTLV3126-Q1 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.
This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The SN74CBTLV3126-Q1 device has isolation during power off.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
技术文档
未找到结果。请清除搜索并重试。
查看全部 18 设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| TSSOP (PW) | 14 | Ultra Librarian |
订购和质量
包含信息:
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
包含信息:
- 制造厂地点
- 封装厂地点