主页 接口 LVDS、M-LVDS 和 PECL IC
主页
接口
LVDS、M-LVDS 和 PECL IC

SCAN90CP02

正在供货

具有预加重功能和 IEEE 1149.6 的 1.5Gbps 2x2 LVDS 交叉点开关

立即订购
数据表

SCAN90CP02

正在供货
数据表 立即订购

产品详情

Function Crosspoint Protocols BLVDS, CML, LVDS, LVPECL Number of transmitters 2 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (MBits) 1500 Input signal CML, LVDS, LVPECL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Crosspoint Protocols BLVDS, CML, LVDS, LVPECL Number of transmitters 2 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (MBits) 1500 Input signal CML, LVDS, LVPECL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
LQFP (NEY) 32 81 mm² 9 x 9 UQFN (NJD) 28 25 mm² 5 x 5
  • 1.5 Gbps per Channel
  • Low Power: 70 mA in Dual Repeater Mode @1.5 Gbps
  • Low Output Jitter
  • Configurable 0/25/50/100% Pre-Emphasis Drives Lossy Backplanes and Cables
  • Non-Blocking Architecture Allows 1:2 Splitter, 2:1 Mux, Crossover, and Dual Buffer Configurations
  • Flow-Through Pinout
  • LVDS/BLVDS/CML/LVPECL Inputs, LVDS Outputs
  • IEEE 1149.1 and 1149.6 Compliant
  • Single 3.3V Supply
  • Separate Control of Inputs and Outputs Allows for Power Savings
  • Industrial -40 to +85°C Temperature Range
  • 28-Lead UQFN Package, or 32-Lead LQFP Package

All trademarks are the property of their respective owners.

  • 1.5 Gbps per Channel
  • Low Power: 70 mA in Dual Repeater Mode @1.5 Gbps
  • Low Output Jitter
  • Configurable 0/25/50/100% Pre-Emphasis Drives Lossy Backplanes and Cables
  • Non-Blocking Architecture Allows 1:2 Splitter, 2:1 Mux, Crossover, and Dual Buffer Configurations
  • Flow-Through Pinout
  • LVDS/BLVDS/CML/LVPECL Inputs, LVDS Outputs
  • IEEE 1149.1 and 1149.6 Compliant
  • Single 3.3V Supply
  • Separate Control of Inputs and Outputs Allows for Power Savings
  • Industrial -40 to +85°C Temperature Range
  • 28-Lead UQFN Package, or 32-Lead LQFP Package

All trademarks are the property of their respective owners.

The SCAN90CP02 is a 1.5 Gbps 2 x 2 LVDS crosspoint switch. High speed data paths and flow-through pinout minimize internal device jitter, while configurable 0/25/50/100% pre-emphasis overcomes external ISI jitter effects of lossy backplanes and cables. The differential inputs interface to LVDS and Bus LVDS signals such as those on TI's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The SCAN90CP02 can also be used with ASICs and FPGAs. The non-blocking crosspoint architecture is pin-configurable as a 1:2 clock or data splitter, 2:1 redundancy mux, crossover function, or dual buffer for signal booster and stub hider applications.

Integrated IEEE 1149.1 (JTAG) and 1149.6 circuitry supports testability of both single-ended LVTTL/CMOS and differential LVDS PCB interconnect. The 3.3V supply, CMOS process, and LVDS I/O ensure high performance at low power over the entire industrial -40 to +85°C temperature range.

The SCAN90CP02 is a 1.5 Gbps 2 x 2 LVDS crosspoint switch. High speed data paths and flow-through pinout minimize internal device jitter, while configurable 0/25/50/100% pre-emphasis overcomes external ISI jitter effects of lossy backplanes and cables. The differential inputs interface to LVDS and Bus LVDS signals such as those on TI's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The SCAN90CP02 can also be used with ASICs and FPGAs. The non-blocking crosspoint architecture is pin-configurable as a 1:2 clock or data splitter, 2:1 redundancy mux, crossover function, or dual buffer for signal booster and stub hider applications.

Integrated IEEE 1149.1 (JTAG) and 1149.6 circuitry supports testability of both single-ended LVTTL/CMOS and differential LVDS PCB interconnect. The 3.3V supply, CMOS process, and LVDS I/O ensure high performance at low power over the entire industrial -40 to +85°C temperature range.
open-in-new 查找其他 LVDS、M-LVDS 和 PECL IC
下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 4
类型 标题 下载最新的英语版本 日期
* 数据表 SCAN90CP02 1.5 Gbps 2x2 LVDS Crosspoint Switch w/Pre-Emphasis & IEEE 1149.6 数据表 (Rev. M) 2013年 4月 12日
应用手册 AN-1313 SCAN90CP02 Design for Test Features (Rev. C) 2013年 4月 26日
用户指南 SCAN90CP02 2x2 LVDS Cross-point Switch Evaluation Kit 2012年 2月 21日
应用手册 Application Note 1313 SCAN90CP02 Design for Test Features (cn) 2005年 3月 11日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

仿真模型

SCAN90CP02 BSDL Model

SNLM103.ZIP (218 KB) - BSDL Model
下载
仿真模型

SCAN90CP02 IBIS Model

SNLM004.ZIP (28 KB) - IBIS Model
下载
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
发送申请
模拟工具

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表 

需要 HSpice (...)

用户指南: PDF
英语版 (Rev.A): PDF
查看选项
封装 引脚 下载
LQFP (NEY) 32 查看选项
UQFN (NJD) 28 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

支持和培训

视频