LMH0030

正在供货

具有视频和辅助数据 FIFO 及集成电缆驱动器的 SMPTE 292M/259M 数字视频串行器

产品详情

Function Serializer Supply voltage (V) 2.5, 3.3 Power consumption (mW) 430 Data rate (max) (Mbps) 1485 Control interface Pin/I2C Operating temperature range (°C) 0 to 70
Function Serializer Supply voltage (V) 2.5, 3.3 Power consumption (mW) 430 Data rate (max) (Mbps) 1485 Control interface Pin/I2C Operating temperature range (°C) 0 to 70
TQFP (PAG) 64 144 mm² 12 x 12
  • SDTV/HDTV Serial Digital Video Standard Compliant
  • Supports 270 Mbps, 360 Mbps, 540 Mbps, 1.4835Gbps and 1.485 Gbps SDV Data Rates with Auto-Detection
  • Low Output Jitter: 125ps max, 85ps typical
  • Low Power: Typically 430mW
  • No External Serial Data Rate Setting or VCO Filtering Components Required*
  • Fast PLL Lock Time: < 150µs Typical at 1.485 Gbps
  • Adjustable Depth Video FIFO for Timing Alignment
  • Built-in Self-Test (BIST) and Video Test Pattern Generator (TPG)* * Patent applications made or pending.
  • Automatic EDH/CRC Word and Flag Generation and Insertion
  • On-Chip Ancillary Data FIFO and Insertion Control Circuitry
  • Flexible Control and Configuration I/O Port
  • LVCMOS Compatible Data and Control Inputs and Outputs
  • 75Ω ECL-Compatible, Differential, Serial Cable-Driver Outputs
  • 3.3V I/O Power Supply and 2.5V Logic Power Supply Operation
  • 64-pin TQFP Package

All trademarks are the property of their respective owners.

  • SDTV/HDTV Serial Digital Video Standard Compliant
  • Supports 270 Mbps, 360 Mbps, 540 Mbps, 1.4835Gbps and 1.485 Gbps SDV Data Rates with Auto-Detection
  • Low Output Jitter: 125ps max, 85ps typical
  • Low Power: Typically 430mW
  • No External Serial Data Rate Setting or VCO Filtering Components Required*
  • Fast PLL Lock Time: < 150µs Typical at 1.485 Gbps
  • Adjustable Depth Video FIFO for Timing Alignment
  • Built-in Self-Test (BIST) and Video Test Pattern Generator (TPG)* * Patent applications made or pending.
  • Automatic EDH/CRC Word and Flag Generation and Insertion
  • On-Chip Ancillary Data FIFO and Insertion Control Circuitry
  • Flexible Control and Configuration I/O Port
  • LVCMOS Compatible Data and Control Inputs and Outputs
  • 75Ω ECL-Compatible, Differential, Serial Cable-Driver Outputs
  • 3.3V I/O Power Supply and 2.5V Logic Power Supply Operation
  • 64-pin TQFP Package

All trademarks are the property of their respective owners.

The LMH0030 SMPTE 292M/259M Digital Video Serializer with Ancillary Data FIFO and Integrated Cable Driver is a monolithic integrated circuit that encodes, serializes and transmits bit-parallel digital video data conforming to SMPTE 125M and 267M standard definition, 10-bit wide component video and SMPTE 260M, 274M, 295M and 296M high-definition, 20-bit wide component video standards. The LMH0030 operates at SMPTE 259M serial data rates of 270 Mbps, 360 Mbps, the SMPTE 344M serial data rate of 540 Mbps, and the SMPTE 292M serial data rates of 1483.5 and 1.485 Gbps. The serial data clock frequency is internally generated and requires no external frequency setting, trimming or filtering components.

The LMH0030 performs functions which include: parallel-to-serial data conversion, SMPTE standard data encoding, NRZ to NRZI data format conversion, serial data clock generation and encoding with the serial data, automatic video rate and format detection, ancillary data packet management and insertion, and serial data output driving. The LMH0030 has circuitry for automatic EDH/CRC character and flag generation and insertion per SMPTE RP-165 (standard definition) or SMPTE 292M (high definition). Optional LSB dithering is implemented which prevents pathological pattern generation. Unique to the LMH0030 are its video and ancillary data FIFOs. The video FIFO allows the video data to be delayed from 0 to 4 parallel data clock periods for video timing purposes. The ancillary data port and on-chip FIFO and control circuitry store and insert ancillary flags, data packets and checksums into the ancillary data space. The LMH0030 also has an exclusive built-in self-test (BIST) and video test pattern generator (TPG) with SD and HD component video test patterns: reference black, PLL and EQ pathologicals and color bars in 4:3 and 16:9 raster formats for NTSC and PAL standards*. The color bar patterns feature optional bandwidth limiting coding in the chroma and luma transitions.

The LMH0030 has a unique multi-function I/O port for immediate access to control and configuration settings. This port may be programmed to provide external access to control functions and indicators as inputs and outputs. The designer can thus customize the LMH0030 to fit the desired application. At power-up or after a reset command, the LMH0030 is auto-configured to a default operating condition. Separate power pins for the output driver, PLL and the serializer improve power supply rejection, output jitter and noise performance.

The LMH0030's internal circuitry is powered from +2.5V and the I/O circuitry from a +3.3V supply. Power dissipation is typically 430mW at 1.485 Gbps including two 75Ω AC-coupled and back-matched output loads. The device is packaged in a 64-pin TQFP.

The LMH0030 SMPTE 292M/259M Digital Video Serializer with Ancillary Data FIFO and Integrated Cable Driver is a monolithic integrated circuit that encodes, serializes and transmits bit-parallel digital video data conforming to SMPTE 125M and 267M standard definition, 10-bit wide component video and SMPTE 260M, 274M, 295M and 296M high-definition, 20-bit wide component video standards. The LMH0030 operates at SMPTE 259M serial data rates of 270 Mbps, 360 Mbps, the SMPTE 344M serial data rate of 540 Mbps, and the SMPTE 292M serial data rates of 1483.5 and 1.485 Gbps. The serial data clock frequency is internally generated and requires no external frequency setting, trimming or filtering components.

The LMH0030 performs functions which include: parallel-to-serial data conversion, SMPTE standard data encoding, NRZ to NRZI data format conversion, serial data clock generation and encoding with the serial data, automatic video rate and format detection, ancillary data packet management and insertion, and serial data output driving. The LMH0030 has circuitry for automatic EDH/CRC character and flag generation and insertion per SMPTE RP-165 (standard definition) or SMPTE 292M (high definition). Optional LSB dithering is implemented which prevents pathological pattern generation. Unique to the LMH0030 are its video and ancillary data FIFOs. The video FIFO allows the video data to be delayed from 0 to 4 parallel data clock periods for video timing purposes. The ancillary data port and on-chip FIFO and control circuitry store and insert ancillary flags, data packets and checksums into the ancillary data space. The LMH0030 also has an exclusive built-in self-test (BIST) and video test pattern generator (TPG) with SD and HD component video test patterns: reference black, PLL and EQ pathologicals and color bars in 4:3 and 16:9 raster formats for NTSC and PAL standards*. The color bar patterns feature optional bandwidth limiting coding in the chroma and luma transitions.

The LMH0030 has a unique multi-function I/O port for immediate access to control and configuration settings. This port may be programmed to provide external access to control functions and indicators as inputs and outputs. The designer can thus customize the LMH0030 to fit the desired application. At power-up or after a reset command, the LMH0030 is auto-configured to a default operating condition. Separate power pins for the output driver, PLL and the serializer improve power supply rejection, output jitter and noise performance.

The LMH0030's internal circuitry is powered from +2.5V and the I/O circuitry from a +3.3V supply. Power dissipation is typically 430mW at 1.485 Gbps including two 75Ω AC-coupled and back-matched output loads. The device is packaged in a 64-pin TQFP.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 14
类型 标题 下载最新的英语版本 日期
* 数据表 LMH0030 292M/259M Dig Video Serial w/Vid & Ancill Data FIFO & Integ Cable Drvr 数据表 (Rev. G) 2013年 4月 15日
选择指南 Broadcast and Professional Video Interface Solutions (Rev. E) 2017年 4月 5日
应用手册 AN-1334 The LMH0030 in Segmented Frames Applications (Rev. B) 2013年 4月 26日
应用手册 AN-1336 LMH0030 or LMH0031 Control Port Bussed Operation (Rev. B) 2013年 4月 26日
应用手册 AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) 2013年 4月 26日
应用手册 AN-2145 Power Considerations for SDI Products (Rev. B) 2013年 4月 26日
应用手册 AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) 2013年 4月 26日
应用手册 Enhancing LMH0031 Jitter Perf w/Easy-To-Use VCXOs (Rev. B) 2013年 4月 26日
应用手册 High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems 2009年 11月 12日
应用手册 LMH0030 (CLC030), LMH0031 (CLC031A) ‚Çô Frequently Asked Questions (FAQs) 2008年 8月 26日
应用手册 Timing is Everything ‚Çô The Broadcast Video Signal Path 2007年 8月 2日
应用手册 Enhancing LMH0031 Jitter Perf w/Easy-To-Use VCXOs (cn) 2006年 8月 3日
应用手册 Application Note 1334 The LMH0030 in Segmented Frames Applications (cn) 2006年 8月 1日
应用手册 Application Note 1336 LMH0030 or LMH0031 Control Port Bussed Operation (cn) 2006年 7月 31日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
模拟工具

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能,允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装,如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表,请参阅:SpiceRack - 完整列表 

需要 HSpice (...)

用户指南: PDF
英语版 (Rev.A): PDF
封装 引脚 下载
TQFP (PAG) 64 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频