DS90CR485
- Up to 6.384-Gbps Throughput
- 66-MHz to 133-MHz Input Clock Support
- Reduces Cable and Connector Size and Cost
- Pre‐Emphasis Reduces Cable Loading Effects
- DC Balance Reduces ISI Distortion
- 24-Bit Double Edge Inputs
- 3-V Tolerant LVCMOS/LVTTL Inputs
- Low Power, 2.5-V Supply
- Flow-Through Pinout
- 100-Pin TQFP Package
- Conforms With TIA/EIA‐644-A LVDS Standard
The DS90CR485 device serializes the 24 LVCMOS/LVTTL double-edge inputs (48 bits data latched in per clock cycle) onto eight Low Voltage Differential Signaling (LVDS) streams. A phase-locked transmit clock is also in parallel with the data streams over a 9th LVDS link. The reduction of the wide TTL bus to a few LVDS lines reduces cable and connector size and cost. The double-edge input strobes data on both the rising and falling edges of the clock. This minimizes the pin count required and simplifies PCB routing between the host chip and the serializer.
This chip can help resolve EMI and interconnect size problems for high throughput point-to-point applications.
The DS90CR485 is compatible with the DS90CR486 Channel-Link receiver. The device is also backward-compatible with other Channel-Link receivers such as the DS90CR482 and DS90CR484.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | DS90CR485 133 MHz、48 位频道链接串行器（6.384 Gbps） 数据表 (Rev. E) | PDF | HTML | 2019-9-10 | ||
| 应用手册 | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 2018-11-9 | ||||
| 设计指南 | Channel Link I Design Guide | 2007-3-29 | ||||
| 应用手册 | Multi-Drop Channel-Link Operation | 2004-10-4 | ||||
| 白皮书 | The Many Flavors of LVDS | 2002-2-1 | ||||
| 应用手册 | CHANNEL LINK Moving and Shaping Information In Point-To-Point Applications | 1998-10-5 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| QFP (NEZ) | 100 | Ultra Librarian |