主页 电机驱动器 无刷直流 (BLDC) 电机驱动器 BLDC 驱动器
主页
电机驱动器
无刷直流 (BLDC) 电机驱动器
BLDC 驱动器
新

DRV3263-Q1

预发布

具有精确电流检测功能的汽车级 48V 电池三相栅极驱动器单元

立即订购
数据表

DRV3263-Q1

预发布
数据表 立即订购

产品详情

Rating Automotive Architecture Gate driver Control interface 1xPWM, 3xPWM, 6xPWM, SPI Gate drive (A) 1 Vs (min) (V) 8 Vs ABS (max) (V) 85 Features (x1) PWM, (x3) PWM, Current sense Amplifier, SPI/I2C, Watchdog timer Operating temperature range (°C) -40 to 150 TI functional safety category Functional Safety-Compliant
Rating Automotive Architecture Gate driver Control interface 1xPWM, 3xPWM, 6xPWM, SPI Gate drive (A) 1 Vs (min) (V) 8 Vs ABS (max) (V) 85 Features (x1) PWM, (x3) PWM, Current sense Amplifier, SPI/I2C, Watchdog timer Operating temperature range (°C) -40 to 150 TI functional safety category Functional Safety-Compliant
VQFN (RGZ) 48 49 mm² 7 x 7
  • AEC-Q100 Test Guidance for automotive applications
    • Device ambient temperature: –40°C to +150°C
  • Functional Safety-Compliant
    • Developed for functional safety applications
    • Documentation to aid ISO 26262 system design will be available upon production release
    • Systematic capability up to ASIL D targeted
  • Three phase half-bridge gate driver
    • Drives six N-channel MOSFETs (NMOS)
    • 8 to 85V wide operating voltage range
    • Bootstrap architecture for high-side gate driver
    • 50mA average gate switching current enables driving 400nC MOSFETs at 20kHz
    • Trickle charge pump to support 100% PWM duty cycle and to generate overdrive supply
  • Cutoff driver
    • Drive N-channel MOSFET cutoff switches in multiple topologies
    • Two SPI-controllable channels (DRV3263A) or
    • One channel with SPI or HW pin control (DRV3263B)
  • Smart Gate Drive architecture
    • 15-level configurable peak gate drive current up to 1000 / 2000mA (source / sink)
    • Independently configurable pre-charge and pre-discharge regions
    • Configurable soft shutdown to minimize inductive voltage spikes during overcurrent shutdown
  • Low-side Current Sense Amplifier
    • Sub-1mV low input offset across temperature
    • 8-level adjustable gain
  • SPI-based detailed configuration and diagnostics with OTP memory to store default configuration settings
  • DRVOFF independent driver disable pin
  • High voltage wake up pin (nSLEEP)
  • 6x, 3x, 1x, and Independent PWM modes
  • Supports 3.3V and 5V logic inputs
  • Integrated protection features
    • Battery and power supply voltage monitors
    • MOSFET VDS and Rsense over current monitors
    • MOSFET VGS gate fault monitors
    • Analog Built-In Self-Test (ABIST)
    • Device thermal warning and shutdown
    • Fault condition indicator pin
  • AEC-Q100 Test Guidance for automotive applications
    • Device ambient temperature: –40°C to +150°C
  • Functional Safety-Compliant
    • Developed for functional safety applications
    • Documentation to aid ISO 26262 system design will be available upon production release
    • Systematic capability up to ASIL D targeted
  • Three phase half-bridge gate driver
    • Drives six N-channel MOSFETs (NMOS)
    • 8 to 85V wide operating voltage range
    • Bootstrap architecture for high-side gate driver
    • 50mA average gate switching current enables driving 400nC MOSFETs at 20kHz
    • Trickle charge pump to support 100% PWM duty cycle and to generate overdrive supply
  • Cutoff driver
    • Drive N-channel MOSFET cutoff switches in multiple topologies
    • Two SPI-controllable channels (DRV3263A) or
    • One channel with SPI or HW pin control (DRV3263B)
  • Smart Gate Drive architecture
    • 15-level configurable peak gate drive current up to 1000 / 2000mA (source / sink)
    • Independently configurable pre-charge and pre-discharge regions
    • Configurable soft shutdown to minimize inductive voltage spikes during overcurrent shutdown
  • Low-side Current Sense Amplifier
    • Sub-1mV low input offset across temperature
    • 8-level adjustable gain
  • SPI-based detailed configuration and diagnostics with OTP memory to store default configuration settings
  • DRVOFF independent driver disable pin
  • High voltage wake up pin (nSLEEP)
  • 6x, 3x, 1x, and Independent PWM modes
  • Supports 3.3V and 5V logic inputs
  • Integrated protection features
    • Battery and power supply voltage monitors
    • MOSFET VDS and Rsense over current monitors
    • MOSFET VGS gate fault monitors
    • Analog Built-In Self-Test (ABIST)
    • Device thermal warning and shutdown
    • Fault condition indicator pin

The DRV3263-Q1 is an integrated smart gate driver for 48V automotive three-phase BLDC applications. The device provides three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The DRV3263-Q1 generates the correct gate drive voltages using an external 12V supply and an integrated bootstrap diode for the high-side MOSFETs. A trickle charge pump allows for the gate drivers to support 100% PWM duty cycle control and provides overdrive gate drive voltage for driving external switches, which can be controlled through dedicated cutoff driver pins.

The DRV3263-Q1 provides low-side current sense amplifiers to support resistor based low-side current sensing. The low offset and low gain error of the amplifiers enable the system to obtain precise motor current measurements.

A wide range of diagnostics and protection features are integrated with the DRV3263-Q1, enabling a robust motor drive system design and reduce external components. The highly configurable device response allows the device to be integrated seamlessly into a variety of system designs.

The DRV3263-Q1 is an integrated smart gate driver for 48V automotive three-phase BLDC applications. The device provides three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The DRV3263-Q1 generates the correct gate drive voltages using an external 12V supply and an integrated bootstrap diode for the high-side MOSFETs. A trickle charge pump allows for the gate drivers to support 100% PWM duty cycle control and provides overdrive gate drive voltage for driving external switches, which can be controlled through dedicated cutoff driver pins.

The DRV3263-Q1 provides low-side current sense amplifiers to support resistor based low-side current sensing. The low offset and low gain error of the amplifiers enable the system to obtain precise motor current measurements.

A wide range of diagnostics and protection features are integrated with the DRV3263-Q1, enabling a robust motor drive system design and reduce external components. The highly configurable device response allows the device to be integrated seamlessly into a variety of system designs.
filter 查找其他 BLDC 驱动器
下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 2
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 DRV3263-Q1 48V Battery 3-Phase Gate Driver Unit with Integrated Cutoff Drivers 数据表 PDF | HTML 2026年 3月 26日
应用手册 所选封装材料的热学和电学性质 2008年 10月 16日

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

封装 引脚 CAD 符号、封装和 3D 模型
VQFN (RGZ) 48 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

支持和培训

视频