返回页首

产品详细信息

参数

Function Clock generator Number of outputs 4 Output frequency (Max) (MHz) 683.264 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type XTAL, LVCMOS Output type LVPECL Operating temperature range (C) -40 to 85 Features 3.3-V VCC/VDD, Pin programmable Rating Catalog open-in-new 查找其它 时钟发生器

封装|引脚|尺寸

VQFN (RHB) 32 25 mm² 5 x 5 VQFN (RHB) 32 open-in-new 查找其它 时钟发生器

特性

  • One Crystal/LVCMOS Reference Input
    Including 24.8832 MHz, 25 MHz, and 26.5625 MHz
  • Input Frequency Range: 21.875 MHz to
    28.47 MHz
  • On-Chip VCO Operates in Frequency Range of

    1.75 GHz to 2.05 GHz
  • 4x Output Available:
    • Pin-Selectable Between LVPECL, LVDS, or
      2-LVCMOS; Operates at 3.3 V
  • LVCMOS Bypass Output Available
  • Output Frequency Selectable by /1, /2, /3, /4, /6,
    /8 from a Single Output Divider
  • Supports Common LVPECL/LVDS Output
    Frequencies:
    • 62.5 MHz, 74.25 MHz, 75 MHz, 77.76 MHz,
      100 MHz, 106.25 MHz, 125 MHz, 150 MHz,
      155.52 MHz, 156.25 MHz, 159.375 MHz,
      187.5 MHz, 200 MHz, 212.5 MHz, 250 MHz,
      311.04 MHz, 312.5 MHz, 622.08 MHz,
      625 MHz
  • Supports Common LVCMOS Output Frequencies:
    • 62.5 MHz, 74.25 MHz, 75 MHz, 77.76 MHz,
      100 MHz, 106.25 MHz, 125 MHz, 150 MHz,
      155.52 MHz, 156.25 MHz, 159.375 MHz,
      187.5 MHz, 200 MHz, 212.5 MHz, 250 MHz
  • Output Frequency Range: 43.75 MHz to
    683.264 MHz
  • Internal PLL Loop Bandwidth: 400 kHz
  • High-Performance PLL Core:
    • Phase Noise typically at –146 dBc/Hz at
      5-MHz Offset for 625-MHz LVPECL Output
    • Random Jitter typically at 0.509 ps, RMS
      (10 kHz to 20 MHz) for 625-MHz LVPECL Output
  • Output Duty Cycle Corrected to 50% (± 5%)
  • Low Output Skew of 30 ps on LVPECL Outputs
  • Divider Programming Using Control Pins:
    • Two Pins for Prescaler/Feedback Divider
    • Three Pins for Output Divider
    • Two Pins for Output Select
  • Chip Enable Control Pin Available
  • 3.3-V Core and I/O Power Supply
  • Industrial Temperature Range: –40°C to 85°C
  • 5-mm × 5-mm, 32-pin, VQFN (RHB) Package
  • ESD Protection Exceeds 2 kV (HBM)
open-in-new 查找其它 时钟发生器

描述

The CDCM61004 is a highly versatile, low-jitter frequency synthesizer capable of generating four low-jitter clock outputs, selectable between low-voltage positive emitter coupled logic (LVPECL), low-voltage differential signaling (LVDS), or low-voltage complementary metal oxide semiconductor (LVCMOS) outputs, from a low-frequency crystal of LVCMOS input for a variety of wireline and data communication applications. The CDCM61004 features an onboard PLL that can be easily configured solely through control pins. The overall output random jitter performance is less than 1 ps, RMS (from 10 kHz to 20 MHz), making this device a perfect choice for use in demanding applications such as SONET, Ethernet, Fibre Channel, and SAN. The CDCM61004 is available in a small, 32-pin, 5-mm × 5-mm VQFN package.

The CDCM61004 is a high-performance, low-phase noise, fully-integrated voltage-controlled oscillator (VCO) clock synthesizer with four universal output buffers that can be configured to be LVPECL, LVDS, or LVCMOS compatible. Each universal output can also be converted to two LVCMOS outputs. Additionally, an LVCMOS bypass output clock is available in an output configuration which can help with crystal loading to achieve an exact desired input frequency. It has one fully-integrated, low-noise, LC-based VCO that operates in the
1.75 GHz to 2.05 GHz range.

The phase-locked loop (PLL) synchronizes the VCO with respect to the input, which can either be a low-frequency crystal. The output share an output divider sourced from the VCO core. All device settings are managed through a control pin structure, which has two pins that control the prescaler and feedback divider, three pins that control the output divider, two pins that control the output type, and one pin that controls the output enable. Any time the PLL settings (including the input frequency, prescaler divider, or feedback divider) are altered, a reset must be issued through the Reset control pin (active low for device reset). The reset initiates a PLL recalibration process to ensure PLL lock. When the device is in reset, the outputs and dividers are turned off.

The output frequency (fOUT) is proportional to the frequency of the input clock (fIN). The feedback divider, output divider, and VCO frequency set fOUT with respect to fIN.

The output divider can be chosen from 1, 2, 3, 4, 6, or 8 through the use of control pins. Feedback divider and prescaler divider combinations can be chosen from 25 and 3, 24 and 3, 20 and 4, or 15 and 5, respectively, also through the use of control pins. CDCM61004 Block Diagram shows a high-level diagram of the CDCM61004.

The device operates in a 3.3-V supply environment and is characterized for operation from –40°C to 85°C.

open-in-new 查找其它 时钟发生器
下载
您可能感兴趣的类似产品
open-in-new 产品比较
功能和引脚相同,但与相比较的设备不等效:
CDCM61001 正在供货 1:1 超低抖动晶体时钟发生器 The same pin-pin compatible family with different number of outputs
CDCM61002 正在供货 1:2 超低抖动晶体时钟发生器 The same pin-pin compatible family with different number of outputs
功能相同,但与相比较的设备引脚不同或参数不等效:
CDCM6208 正在供货 2:8 超低功耗、低抖动时钟发生器 CDCM6208 has higher performance comapared to CDCM61004
与相比较的设备类似但功能不等效:
CDCE62005 正在供货 具有集成双路 VCO 的 5/10 路输出时钟发生器/抖动消除器 CDCSM6100x performs a subset function of CDCE62005 with more easy to use feature

技术文档

= TI 精选相关文档
未找到结果。请清除搜索,并重试。 查看所有 10
类型 标题 下载最新的英文版本 发布
* 数据表 CDCM61004 Four Output, Integrated VCO, Low-Jitter Clock Generator 数据表 2016年 1月 13日
技术文章 How to select an optimal clocking solution for your FPGA-based design 2015年 12月 9日
技术文章 Timing is Everything: Understanding LVPECL and a newer LVPECL-like output driver 2015年 1月 9日
技术文章 Clocking sampled systems to minimize jitter 2014年 7月 31日
技术文章 Timing is Everything: How to optimize clock distribution in PCIe applications 2014年 3月 28日
用户指南 Low Phase Noise Clock Evaluation Module 2011年 3月 2日
应用手册 Using LVCMOS Input to the CDCM6100x 2010年 5月 23日
应用手册 TI Powers Altera's Arria II GX FPGA Development Kit 2009年 9月 29日
应用手册 Ethernet clock generation using the CDCM6100x 2009年 2月 18日
应用手册 Fibre Channel and SAN clock generation using the CDCM6100x 2009年 2月 18日

设计与开发

有关其他条款或所需资源,请点击下面的任何链接来查看详情页面。

硬件开发

评估板 下载
document-generic 用户指南
199
说明

CDCM6100xEVM is the evaluation module for CDCM61004 or CDCM61002 or CDCM61001. CDCM61004/2/1 family is a highly versatile, ultra low-jitter frequency synthesizer family that can generate four/two/one low-jitter clock output pairs, selectable among LVPECL, LVDS, or 2 LVCMOS, from a low-frequency (...)

特性
  • Input frequency range: 21.875 MHz to 28.47 MHz; Crystal reference input example: 24.8832 MHz, 25 MHz, or 26.5625 MHz
  • Fully intergrated VCO operating in frequency range of 1.75 GHz to 2.05 GHz Supported output frequency from 43.75 - 683.264MHz. Examples: 62.5 MHz, 74.25 MHz, 75 MHz, 77.76 MHz, 100 (...)

设计工具和仿真

仿真模型 下载
SLLM061B.ZIP (64 KB) - IBIS Model
仿真工具 下载
PSPICE® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。 

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI 器件、了解产品系列、打开测试台并对您的设计进行仿真,从而进一步分析选定的器件。您还可对多个 TI 器件进行联合仿真,以更好地展现您的系统。

除了一个完整的预加载模型库之外,您还可以在 PSPICE-FOR-TI 工具中轻松访问 TI 器件的全新技术资料。在您确认找到适合您应用的器件后,可访问 TI store 购买产品。 

借助 PSpice for TI,您可使用合适的工具来满足您在整个设计周期(从电路探索到设计开发和验证)的仿真需求。免费获取、轻松入门。立即下载 PSpice 设计和仿真套件,开始您的设计。

入门

  1. 申请使用 PSPICE-FOR-TI 仿真器
  2. 下载并安装
  3. 观看有关仿真入门的培训
特性
  • 利用 Cadence PSpice 技术
  • 带有一套数字模型的预装库可在最坏情形下进行时序分析
  • 动态更新确保您可以使用全新的器件型号
  • 针对仿真速度进行了优化,且不会降低精度
  • 支持对多个产品进行同步分析
  • 基于 OrCAD Capture 框架,提供对业界广泛使用的原理图捕获和仿真环境的访问权限
  • 可离线使用
  • 在各种工作条件和器件容许范围内验证设计,包括
    • 自动测量和后处理
    • Monte Carlo 分析
    • 最坏情形分析
    • 热分析

CAD/CAE 符号

封装 引脚 下载
VQFN (RHB) 32 了解详情

订购与质量

推荐产品的参数、评估模块或参考设计可能与此 TI 产品相关

支持与培训

可获得 TI E2E™ 论坛的工程师技术支持

所有内容均由 TI 和社区网友按“原样”提供,并不构成 TI 规范。参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持