产品详情

Function Clock generator Number of outputs 1 Output frequency (max) (MHz) 280 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type HSTL, LVPECL, LVTTL Output type LVDS, LVPECL, LVTTL Operating temperature range (°C) -40 to 85 Features 3.3-V VCC/VDD, Pin programmable Rating Catalog
Function Clock generator Number of outputs 1 Output frequency (max) (MHz) 280 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type HSTL, LVPECL, LVTTL Output type LVDS, LVPECL, LVTTL Operating temperature range (°C) -40 to 85 Features 3.3-V VCC/VDD, Pin programmable Rating Catalog
SSOP (DBQ) 24 51.9 mm² 8.65 x 6
  • Low-Jitter Clock Multiplier: ×1, ×2, ×4, ×8
  • Fail-Safe Power Up Initialization
  • Programmable Bidirectional Delay Steps of 1.3 mUI
  • Output Frequency Range of 25 MHz to 280 MHz
  • Input Frequency Range of 12.5 MHz to 240 MHz
  • Low Jitter Generation
  • Single-Ended REFCLK Input With Adjustable Trigger Level (Works With LVTTL, HSTL, and LVPECL)
  • Differential/Single-Ended Output
  • Output Can Drive LVPECL, LVDS, and LVTTL
  • Three Power Operating Modes to Minimize Power
  • Low Power Consumption (< 190 mW at 280 MHz/3.3 V)
  • Packaged in a Shrink Small-Outline Package (DBQ)
  • No External Components Required for PLL
  • Spread Spectrum Clock Tracking Ability to Reduce EMI (SSC)
  • APPLICATIONS
    • Video Graphics
    • Gaming Products
    • Datacom
    • Telecom
    • Noise Cancellation Created by FPGAs

  • Low-Jitter Clock Multiplier: ×1, ×2, ×4, ×8
  • Fail-Safe Power Up Initialization
  • Programmable Bidirectional Delay Steps of 1.3 mUI
  • Output Frequency Range of 25 MHz to 280 MHz
  • Input Frequency Range of 12.5 MHz to 240 MHz
  • Low Jitter Generation
  • Single-Ended REFCLK Input With Adjustable Trigger Level (Works With LVTTL, HSTL, and LVPECL)
  • Differential/Single-Ended Output
  • Output Can Drive LVPECL, LVDS, and LVTTL
  • Three Power Operating Modes to Minimize Power
  • Low Power Consumption (< 190 mW at 280 MHz/3.3 V)
  • Packaged in a Shrink Small-Outline Package (DBQ)
  • No External Components Required for PLL
  • Spread Spectrum Clock Tracking Ability to Reduce EMI (SSC)
  • APPLICATIONS
    • Video Graphics
    • Gaming Products
    • Datacom
    • Telecom
    • Noise Cancellation Created by FPGAs

The CDCF5801A provides clock multiplication from a reference clock (REFCLK) signal with the unique capability to delay or advance the CLKOUT/CLKOUTB with steps of only 1.3 mUI through a phase aligner. For every rising edge on the DLYCTRL pin the CLKOUT is delayed by a 1.3-mUI step size as long as the LEADLAG input detects a low signal at the time of the DLYCTRL rising edge. Similarly for every rising edge on the DLYCTRL pin the CLKOUT is advanced by a 1.3-mUI step size as long as the LEADLAG pin is high during the transition. This unique capability allows the device to phase align (zero delay) between CLKOUT/CLKOUTB and any one other CLK in the system by feeding the clocks that need to be aligned to the DLYCTRL and the LEADLAG pins. Also it provides the capability to program a fixed delay by providing the proper number of edges on the DLYCTRL pin, while strapping the LEADLAG pin to dc high or low. Further possible applications are:

  • Aligning the rising edge of the output clock signal to the input clock rising edge
  • Avoiding PLL instability in applications that require very long PLL feedback lines
  • Isolation of jitter and digital switching noise
  • Limitation of jitter in systems with good ppm frequency stability

The CDCF5801A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCF5801A provides clock multiplication and division from a reference clock (REFCLK) signal. The device is optimized to have extremely low jitter impact from input to output. The predivider pins MULT[0:1] and post-divider pins P[0:2] provide selection for frequency multiplication and division ratios, generating CLKOUT/CLOUTKB frequencies ranging from 25 MHz to 280 MHz with clock input references (REFCLK) ranging from 12.5 MHz to 240 MHz. See for detailed frequency support. The selection of pins MULT[0:1] and P[1:2] determines the multiplication value of 1, 2, 4, or 8. The CDCF5801A offers several power-down/ high-impedance modes, selectable by pins P0, STOPB and PWRDN. Another unique capability of the CDCF5801A is the high sensitivity and wide common-mode range of the clock-input pin REFCLK by varying the voltage on the VDDREF pin. The clock signal outputs CLKOUT and CLKOUTB can be used independently to generate single-ended clock signals. The CLKOUT/CLKOUTB outputs can also be combined to generate a differential output signal suitable for LVDS, LVPECL, or HSTL/SSTL signaling. The CDCF5801A is characterized for operation over free-air temperatures of -40°C to 85°C.

The CDCF5801A provides clock multiplication from a reference clock (REFCLK) signal with the unique capability to delay or advance the CLKOUT/CLKOUTB with steps of only 1.3 mUI through a phase aligner. For every rising edge on the DLYCTRL pin the CLKOUT is delayed by a 1.3-mUI step size as long as the LEADLAG input detects a low signal at the time of the DLYCTRL rising edge. Similarly for every rising edge on the DLYCTRL pin the CLKOUT is advanced by a 1.3-mUI step size as long as the LEADLAG pin is high during the transition. This unique capability allows the device to phase align (zero delay) between CLKOUT/CLKOUTB and any one other CLK in the system by feeding the clocks that need to be aligned to the DLYCTRL and the LEADLAG pins. Also it provides the capability to program a fixed delay by providing the proper number of edges on the DLYCTRL pin, while strapping the LEADLAG pin to dc high or low. Further possible applications are:

  • Aligning the rising edge of the output clock signal to the input clock rising edge
  • Avoiding PLL instability in applications that require very long PLL feedback lines
  • Isolation of jitter and digital switching noise
  • Limitation of jitter in systems with good ppm frequency stability

The CDCF5801A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCF5801A provides clock multiplication and division from a reference clock (REFCLK) signal. The device is optimized to have extremely low jitter impact from input to output. The predivider pins MULT[0:1] and post-divider pins P[0:2] provide selection for frequency multiplication and division ratios, generating CLKOUT/CLOUTKB frequencies ranging from 25 MHz to 280 MHz with clock input references (REFCLK) ranging from 12.5 MHz to 240 MHz. See for detailed frequency support. The selection of pins MULT[0:1] and P[1:2] determines the multiplication value of 1, 2, 4, or 8. The CDCF5801A offers several power-down/ high-impedance modes, selectable by pins P0, STOPB and PWRDN. Another unique capability of the CDCF5801A is the high sensitivity and wide common-mode range of the clock-input pin REFCLK by varying the voltage on the VDDREF pin. The clock signal outputs CLKOUT and CLKOUTB can be used independently to generate single-ended clock signals. The CLKOUT/CLKOUTB outputs can also be combined to generate a differential output signal suitable for LVDS, LVPECL, or HSTL/SSTL signaling. The CDCF5801A is characterized for operation over free-air temperatures of -40°C to 85°C.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 3
类型 标题 下载最新的英语版本 日期
* 数据表 Clock Multiplier With Delay Control and Phase Alignment 数据表 2006年 3月 15日
应用手册 A General Guideline: How to Use the CDCF5801A for Phase Alignment/Adjustment (Rev. B) 2005年 10月 21日
应用手册 Using Configurable Active Delay Elements in CDCF5801A Feedback Loop 2004年 9月 15日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

仿真模型

CDCF5801A IBIS Model

SCAC092.ZIP (12 KB) - IBIS Model
物料清单 (BOM)

CDCF5801A EVM Schematic and BOM

SCAR095.ZIP (164 KB)
光绘文件

CDCF5801A EVM Gerber

SCAR094.ZIP (192 KB)
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 CAD 符号、封装和 3D 模型
SSOP (DBQ) 24 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频