产品详情

Configuration 1:1 SPST Number of channels 4 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 8 Supply current (typ) (µA) 0.01 Bandwidth (MHz) 40 Operating temperature range (°C) -40 to 125 Input/output continuous current (max) (mA) 10 Rating Automotive Drain supply voltage (max) (V) 18 Supply voltage (max) (V) 18 Negative rail supply voltage (max) (V) 0
Configuration 1:1 SPST Number of channels 4 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 8 Supply current (typ) (µA) 0.01 Bandwidth (MHz) 40 Operating temperature range (°C) -40 to 125 Input/output continuous current (max) (mA) 10 Rating Automotive Drain supply voltage (max) (V) 18 Supply voltage (max) (V) 18 Negative rail supply voltage (max) (V) 0
SOIC (D) 14 51.9 mm² 8.65 x 6
  • Qualified for Automotive Applications
  • 15-V Digital or ±7.5-V Peak-to-Peak Switching
  • 125-Ω Typical On-State Resistance for 15-V Operation
  • Switch On-State Resistance Matched to Within 5 Ω Over 15-V Signal-Input Range
  • On-State Resistance Flat Over Full Peak-to-Peak Signal Range
  • High On/Off Output-Voltage Ratio: 80 dB Typical at fis = 10 kHz, RL = 1 kύ
  • High Degree of Linearity: <0.5% Distortion Typical at fis = 1 kHz, Vis = 5 V p-p,
    VDD – VSS ≥ 10 V, RL = 10 kΩ
  • Extremely Low Off-State Switch Leakage, Resulting in Very Low Offset Current
    and High Effective Off-State Resistance: 10 pA Typical at VDD – VSS = 10 V,
    TA = 25°C
  • Extremely High Control Input Impedance (Control Circuit Isolated From Signal Circuit):
    1012 Ω Typical
  • Low Crosstalk Between Switches: –50 dB Typical at fis = 8 MHz, RL = 1 kΩ
  • Matched Control-Input to Signal-Output Capacitance: Reduces Output Signal Transients
  • Frequency Response, Switch On = 40 MHz Typical
  • 100% Tested for Quiescent Current at 20 V
  • 5-V, 10-V, and 15-V Parametric Ratings
  • Latch-Up Exceeds 100mA per JESD78 - Class I
  • Meets All Requirements of JEDEC Tentative Standard No. 13-B,
    Standard Specifications for Description of "B" Series CMOS Devices
  • APPLICATIONS
    • Analog Signal Switching/Multiplexing: Signal Gating, Modulator, Squelch Control,
      Demodulator, Chopper, Commutating Switch
    • Digital Signal Switching/Multiplexing
    • Transmission-Gate Logic Implementation
    • Analog-to-Digital and Digital-to-Analog Conversion
    • Digital Control of Frequency, Impedance, Phase, and Analog-Signal Gain

  • Qualified for Automotive Applications
  • 15-V Digital or ±7.5-V Peak-to-Peak Switching
  • 125-Ω Typical On-State Resistance for 15-V Operation
  • Switch On-State Resistance Matched to Within 5 Ω Over 15-V Signal-Input Range
  • On-State Resistance Flat Over Full Peak-to-Peak Signal Range
  • High On/Off Output-Voltage Ratio: 80 dB Typical at fis = 10 kHz, RL = 1 kύ
  • High Degree of Linearity: <0.5% Distortion Typical at fis = 1 kHz, Vis = 5 V p-p,
    VDD – VSS ≥ 10 V, RL = 10 kΩ
  • Extremely Low Off-State Switch Leakage, Resulting in Very Low Offset Current
    and High Effective Off-State Resistance: 10 pA Typical at VDD – VSS = 10 V,
    TA = 25°C
  • Extremely High Control Input Impedance (Control Circuit Isolated From Signal Circuit):
    1012 Ω Typical
  • Low Crosstalk Between Switches: –50 dB Typical at fis = 8 MHz, RL = 1 kΩ
  • Matched Control-Input to Signal-Output Capacitance: Reduces Output Signal Transients
  • Frequency Response, Switch On = 40 MHz Typical
  • 100% Tested for Quiescent Current at 20 V
  • 5-V, 10-V, and 15-V Parametric Ratings
  • Latch-Up Exceeds 100mA per JESD78 - Class I
  • Meets All Requirements of JEDEC Tentative Standard No. 13-B,
    Standard Specifications for Description of "B" Series CMOS Devices
  • APPLICATIONS
    • Analog Signal Switching/Multiplexing: Signal Gating, Modulator, Squelch Control,
      Demodulator, Chopper, Commutating Switch
    • Digital Signal Switching/Multiplexing
    • Transmission-Gate Logic Implementation
    • Analog-to-Digital and Digital-to-Analog Conversion
    • Digital Control of Frequency, Impedance, Phase, and Analog-Signal Gain

The CD4066B-Q1 is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with the CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full signal-input range.

The CD4066B-Q1 consists of four bilateral switches, each with independent controls. Both the p and the n devices in a given switch are biased on or off simultaneously by the control signal. As shown in , the well of the n-channel device on each switch is tied to either the input (when the switch is on) or to VSS (when the switch is off). This configuration eliminates the variation of the switch-transistor threshold voltage with input signal and, thus, keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold applications, the CD4016B is recommended.

The CD4066B-Q1 is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with the CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full signal-input range.

The CD4066B-Q1 consists of four bilateral switches, each with independent controls. Both the p and the n devices in a given switch are biased on or off simultaneously by the control signal. As shown in , the well of the n-channel device on each switch is tied to either the input (when the switch is on) or to VSS (when the switch is off). This configuration eliminates the variation of the switch-transistor threshold voltage with input signal and, thus, keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold applications, the CD4016B is recommended.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 11
类型 标题 下载最新的英语版本 日期
* 数据表 CMOS Quad Bilateral Switch, CD4066B-Q1 数据表 2011年 4月 1日
应用手册 选择正确的德州仪器 (TI) 信号开关 (Rev. E) PDF | HTML 英语版 (Rev.E) PDF | HTML 2022年 8月 5日
应用手册 多路复用器和信号开关词汇表 (Rev. B) 英语版 (Rev.B) PDF | HTML 2022年 3月 11日
选择指南 Logic Guide (Rev. AB) 2017年 6月 12日
应用手册 Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
选择指南 逻辑器件指南 2014 (Rev. AA) 最新英语版本 (Rev.AB) 2014年 11月 17日
更多文献资料 汽车逻辑器件 英语版 2014年 2月 5日
用户指南 LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
应用手册 Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
用户指南 Signal Switch Data Book (Rev. A) 2003年 11月 14日
应用手册 Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics 2001年 12月 3日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

接口适配器

LEADED-ADAPTER1 — 用于快速测试 TI 5、8、10、16 和 24 引脚引线式封装的表面贴装转 DIP 接头适配器

EVM-LEADED1 板可对 TI 的常见引线式封装进行快速测试和电路板试验。该评估板具有足够的空间,可将 TI 的 D、DBQ、DCT、DCU、DDF、DGS、DGV 和 PW 表面贴装封装转换为 100mil DIP 接头。     

用户指南: PDF
TI.com 上无现货
封装 引脚 下载
SOIC (D) 14 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频