TIDT262 April   2022

 

  1.   Description
  2.   Features
  3.   Applications
  4. 1Test Prerequisites
    1. 1.1 Voltage and Current Requirements
    2. 1.2 Considerations
    3. 1.3 Dimensions
  5. 2Testing and Results
    1. 2.1 Efficiency Graphs
    2. 2.2 Load Regulation
    3. 2.3 Line Regulation
    4. 2.4 Thermal Images
      1. 2.4.1 Further Extensive Thermal Measurements
        1. 2.4.1.1 No Forced Cooling
          1. 2.4.1.1.1 Thermal Images 4.5 VIN and 20 AOUT
            1. 2.4.1.1.1.1 After 1 Minute of Operation
            2. 2.4.1.1.1.2 After 2 Minutes of Operation
          2. 2.4.1.1.2 Thermal Image 5.5 VIN and 20 AOUT
          3. 2.4.1.1.3 Thermal Image 7 VIN and 25 AOUT
          4. 2.4.1.1.4 Thermal Image 9 VIN and 30 AOUT
          5. 2.4.1.1.5 Thermal Image 12 VIN and 30 AOUT
          6. 2.4.1.1.6 Thermal Image 15 VIN and 30 AOUT
          7. 2.4.1.1.7 Thermal Image 13.8 VIN and 30 AOUT
        2. 2.4.1.2 Forced Cooling
          1. 2.4.1.2.1 Thermal Image 4.5 VIN and 20 AOUT
          2. 2.4.1.2.2 Thermal Image 5.5 VIN and 20 AOUT
          3. 2.4.1.2.3 Thermal Image 7 VIN and 25 AOUT
          4. 2.4.1.2.4 Thermal Image 9 VIN and 30 AOUT
          5. 2.4.1.2.5 Thermal Image 12 VIN and 30 AOUT
          6. 2.4.1.2.6 Thermal Image 15 VIN and 30 AOUT
    5. 2.5 Bode Plots
  6. 3Waveforms
    1. 3.1 Switching
      1. 3.1.1 9-V Input Voltage (Boost Mode)
        1. 3.1.1.1 Boost High Side FETs (Q5, Q6)
          1. 3.1.1.1.1 Source-Drain (Referenced to VOUT')
          2. 3.1.1.1.2 Gate-Source
        2. 3.1.1.2 Boost Low Side (Q7, Q8)
          1. 3.1.1.2.1 Drain-GND
          2. 3.1.1.2.2 Gate-GND
      2. 3.1.2 12-V Input Voltage, Transition Mode, Both Legs Switching at ½ FSW
        1. 3.1.2.1 Boost High Side FETs (Q5, Q6)
          1. 3.1.2.1.1 Source-Drain (Referenced to VOUT')
          2. 3.1.2.1.2 Gate-Source
        2. 3.1.2.2 Boost Low Side (Q7, Q8)
          1. 3.1.2.2.1 Drain-GND
          2. 3.1.2.2.2 Gate-GND
      3. 3.1.3 16-V Input Voltage, Buck Mode
        1. 3.1.3.1 Buck High Side FETs (Q1, Q2)
          1. 3.1.3.1.1 Source-Drain (Referenced to VIN')
          2. 3.1.3.1.2 Gate-Source
        2. 3.1.3.2 Buck Low Side (Q3, Q4)
          1. 3.1.3.2.1 Drain-GND
          2. 3.1.3.2.2 Gate-GND
    2. 3.2 Output Voltage Ripple
    3. 3.3 Input Voltage Ripple
      1. 3.3.1 Power Stage
      2. 3.3.2 Input Terminal, Differential Input Filter Acting
    4. 3.4 Load Transients
      1. 3.4.1 9-V Input Voltage
      2. 3.4.2 12-V Input Voltage
      3. 3.4.3 16-V Input Voltage
    5. 3.5 Start-Up Sequence
      1. 3.5.1 9-V Input Voltage
      2. 3.5.2 12-V Input Voltage
      3. 3.5.3 16-V Input Voltage
    6. 3.6 Shutdown Sequence
      1. 3.6.1 9-V Input Voltage
      2. 3.6.2 12-V Input Voltage
      3. 3.6.3 16-V Input Voltage

2.5 Bode Plots

Table 2-1 details a summary of the test results from the bode plots.

Table 2-1 Summary of the Bode Plots Test Results

VIN

 4.5 V 7 V 9 V 12 V 16 V 27 V

Bandwidth (kHz)

0.956

1.54

2.0

2.72

3.75

3.68

Phase Margin

61.2°

73.7°

78°

80.9°

77.4°

82.2

Slope (20 dB/decade)

–1.18

–1

–1.1

–0.77

–1.2

–1

Gain Margin (dB)

–14.8

20.2

–20.5

–18.4

25

–26.5

Slope (20 dB/decade)

–1.3

–1.4

–1.11

–1.41

–2.4

–2.3

Freq (kHz)

5.59

23.8

–24.9

24.4

39.7

46
GUID-20220303-SS0I-FKC7-8DGL-SHSJLTRMCBNX-low.jpg Figure 2-24 Bode Plot for 4.5-V Input Voltage and 20-A Output Voltage
GUID-20220303-SS0I-VCFC-J5RD-KWBRNHZXCCSV-low.jpg Figure 2-25 Bode Plot for 7-V Input Voltage and 25-A Output Voltage
GUID-20220303-SS0I-GWF3-VTMX-BGVLTSMNTNM8-low.jpg Figure 2-26 Bode Plot for 9-V Input Voltage and 30-A Output Voltage
GUID-20220303-SS0I-TNWC-5FPS-9XVF2HHGLZ3W-low.jpg Figure 2-27 Bode Plot for 12-V Input Voltage and 30-A Output Voltage
GUID-20220303-SS0I-CLWC-4PGR-1JLVH4BV2MRF-low.jpg Figure 2-28 Bode Plot for 16-V Input Voltage and 30-A Output Voltage
GUID-20220303-SS0I-V1MP-SPTQ-MZCCHKR8JF3S-low.jpg Figure 2-29 Bode Plot for 27-V Input Voltage and 30-A Output Voltage