SWRZ073C May   2017  – May 2021 IWR1642

 

  1. 1Introduction
  2. 2Device Nomenclature
  3. 3Device Markings
  4. 4Usage Notes
    1. 4.1 MSS: SPI Speed in 3-Wire Mode Usage Note
  5. 5Advisory to Silicon Variant / Revision Map
  6. 6Known Design Exceptions to Functional Specifications
    1.     MSS#10
    2.     MSS#11
    3.     MSS#12
    4.     MSS#14
    5.     MSS#16
    6.     MSS#17
    7.     MSS#18
    8.     MSS#19
    9.     MSS#20
    10.     MSS#22
    11.     MSS#37B
    12.     MSS#38A
    13.     MSS#39
    14.     MSS#42
    15.     MSS#43A
    16.     MSS#44
    17.     MSS#45
    18.     ANA#06
    19.     ANA#08A
    20.     ANA#09A
    21.     ANA#10A
    22.     ANA#11A
    23.     ANA#12A
    24.     ANA#15
    25.     ANA#16
    26.     ANA#17A
    27.     ANA#18B
    28.     ANA#20
    29.     ANA#21A
    30.     ANA#22A
    31.     ANA#24A
    32.     ANA#27
    33.     DSS#01
    34.     DSS#02
    35.     DSS#03
    36.     DSS#04
    37.     DSS#05
    38.     DSS#06
    39.     DSS#07
  7. 7Trademarks
  8. 8Revision History

MSS#16

Delay Time, ETM Trace Clock to ETM Data Valid does not Meet Datasheet Specification

Revision(s) Affected:

IWR1642 ES1.0

Description:

Delay time, ETM trace clock to ETM data valid does not meet datasheet specification below:

PARAMETERMINMAXUNIT
Delay time, ETM trace clock high to ETM data valid17ns
Delay time, ETM trace clock low to ETM data valid17ns

In IWR1642 ES1.0, Delay time, ETM trace clock to ETM data timing that is being met is as given below:

PARAMETERMINMAXUNIT
Delay time, ETM trace clock high to ETM data valid–0.57ns
Delay time, ETM trace clock low to ETM data valid–0.57ns

Workaround(s):

None. Silicon update will be provided by TI.