SLUAAD3 May   2021 TPS562202 , TPS562207 , TPS562231 , TPS563202 , TPS563207 , TPS563231

 

  1.   Trademarks
  2. 1Introduction
  3. 2The Calculation of LC
    1. 2.1 DCAP2 Topology
    2. 2.2 How to Calculate Inductor
    3. 2.3 How to Calculate Output Capacitance
  4. 3Typical Application
  5. 4Summary
  6. 5References

DCAP2 Topology

Application note SLVA546 gives DCAP2 topology block diagram and system function. TPS563202 employ DCAP2 topology, so it can use the way in SLVA546 to assess loop stability. DCAP2 topology block diagram as shown in Figure 2-1 and open transfer function shown in Equation 1 and Equation 2.

GUID-20210509-CA0I-Z9G9-9T8Z-3F1WCP2KMFBC-low.svgFigure 2-1 DCAP2 Topology Block Diagram
Equation 1. GUID-20210407-CA0I-HSG4-V88Z-CHD89RFZXBNM-low.svg
Equation 2. GUID-20210407-CA0I-MQSK-MSC7-FHQKN35P59JX-low.svg

In Equation 1, Gdv(s) is the transfer function from Duty to Vout, HFB(s) is the transfer function of the feedback divider network from Vout to VFB, HCOMP(s) is the transfer function from VFB to Duty, Hd(s) is the delay due to fixed on time.

Equation 1 introduces TPS563202 system function. The bode-plot is shown in Figure 2-2 from SLVA546. From the system function and bode-plot, there is a double pole which is decided by inductance and output capacitance. There is a zero which is decided by internal ripple injection circuit. In TPS563202 this zero is constant which is 24kHz. From system function, there is also an ESR zero which is decided by ESR of output capacitance and output capacitance. Normally this zero frequency is put largely after than crossover frequency. So this zero does not have an effect on bandwidth and phase margin. Figure 2-2 does not show this zero. The DC gain is made by Acp, Vref and output voltage as Equation 2.

GUID-20210405-CA0I-FWFP-WGRJ-BSVCMDJR7PDG-low.svgFigure 2-2 Bode plot