SLAZ250Z October   2012  – May 2021 MSP430F5171

 

  1. 1Functional Advisories
  2. 2Preprogrammed Software Advisories
  3. 3Debug Only Advisories
  4. 4Fixed by Compiler Advisories
  5. 5Nomenclature, Package Symbolization, and Revision Identification
    1. 5.1 Device Nomenclature
    2. 5.2 Package Markings
      1.      DA38
      2.      RSB40
      3.      YFF40
    3. 5.3 Memory-Mapped Hardware Revision (TLV Structure)
  6. 6Advisory Descriptions
    1. 6.1  BSL7
    2. 6.2  COMP10
    3. 6.3  CPU21
    4. 6.4  CPU22
    5. 6.5  CPU40
    6. 6.6  CPU46
    7. 6.7  CPU47
    8. 6.8  DMA4
    9. 6.9  DMA7
    10. 6.10 DMA10
    11. 6.11 EEM11
    12. 6.12 EEM17
    13. 6.13 EEM19
    14. 6.14 EEM21
    15. 6.15 EEM23
    16. 6.16 JTAG26
    17. 6.17 JTAG27
    18. 6.18 PMAP1
    19. 6.19 PMM14
    20. 6.20 PMM15
    21. 6.21 PMM18
    22. 6.22 PMM20
    23. 6.23 PMM26
    24. 6.24 PORT15
    25. 6.25 PORT19
    26. 6.26 PORT21
    27. 6.27 SYS12
    28. 6.28 SYS16
    29. 6.29 TD1
    30. 6.30 TD2
    31. 6.31 UCS9
    32. 6.32 UCS11
    33. 6.33 USCI26
    34. 6.34 USCI31
    35. 6.35 USCI34
    36. 6.36 USCI35
    37. 6.37 USCI39
    38. 6.38 USCI40
  7. 7Revision History

TD1

TD Module

Category

Functional

Function

Timer halt on EXTCLR event

Description

When the TEC module is configured to enable external asynchronous signals on the TECxCLR (TEC external clear) pin to clear the timer counter on the selected edge and the timer is halted after an external clear event but before next positive edge of the timer clock, then due to the erratum, it is not possible to write to the timer counter (TDxR) until the next positive timer clock edge occurrence. Halting of the timer right after an external clear event is possible if the system clock (MCLK) much greater than the Timer_D clock and the application halts the timer in the external clear interrupt service routine or if the application is doing random timer halts. This erratum does not cause any dead-lock conditions and the timer counter can be written into when the next positive timer clock edge is available.

Workaround

If required to halt the timer and change the timer counter value on an external clear event, wait until one timer clock period has elapsed to change the timer counter value.