SFFS141 December   2021 TCAN1167-Q1

 

  1.   1
    1.     2
  2.   3
  3.   4
    1.     5
  4.   6
    1.     7
    2.     8
    3.     9
    4.     10
    5.     11
    6.     12
    7.     13
  5.   14
    1.     15
    2.     16
    3.     17
      1.      18
        1.       19
        2.       20
        3.       21
        4.       22
        5.       23
      2.      24
        1.       25
        2.       26
        3.       27
        4.       28
      3.      29
        1.       30
        2.       31
        3.       32
        4.       33
      4.      34
        1.       35
      5.      36
        1.       37
        2.       38
        3.       39
        4.       40
    4.     41
      1.      42
      2.      43
      3.      44
  6.   45
  7.   46
    1.     47
    2.     48
    3.     49
  8.   50

5.3.4.1 SM-13: Internal memory CRC; CRC_EEPROM

The CRC_EEPROM interrupt is set when the internal EEPROM used for trimming has a CRC error. Upon power up the device loads an internal register from the EEPROM and performs a CRC check. If an error is present after eight attempts of loading valid data the CRC_EEPROM interrupt will be set. This will indicate an error that may impact device performance. This is repeated when the device leaves sleep mode or fail-safe mode due to a wake event. The device will perform a CRC check on the internal registers loaded from the EEPROM. If there is an error the device will reload the registers from the EEPROM. If there is a CRC error the device will attempt to load the internal registers up to eight times. After the eighth attempt the CRC_EEPROM interrupt flag will be set. This will indicate an error that may impact the device performance.