ZHCSDC4 February   2015 UCC28730

PRODUCTION DATA.  

  1. 特性
  2. 应用
  3. 说明
  4. 修订历史记录
  5. Pin Configuration and Functions
    1. 5.1 Detailed Pin Description
      1. 5.1.1 VDD (Device Bias Voltage Supply)
      2. 5.1.2 GND (Ground)
      3. 5.1.3 HV (High Voltage Startup)
      4. 5.1.4 DRV (Gate Drive)
      5. 5.1.5 CBC (Cable Compensation)
      6. 5.1.6 VS (Voltage Sense)
      7. 5.1.7 CS (Current Sense)
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Primary-Side Regulation (PSR)
      2. 7.3.2 Primary-Side Constant Voltage Regulation
      3. 7.3.3 Primary-Side Constant Current Regulation
      4. 7.3.4 Wake-Up Detection and Function
      5. 7.3.5 Valley-Switching and Valley-Skipping
      6. 7.3.6 Startup Operation
      7. 7.3.7 Fault Protection
    4. 7.4 Device Functional Modes
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Stand-By Power Estimate
        2. 8.2.2.2 Input Bulk Capacitance and Minimum Bulk Voltage
        3. 8.2.2.3 Transformer Turns Ratio, Inductance, Primary-Peak Current
        4. 8.2.2.4 Transformer Parameter Verification
        5. 8.2.2.5 Output Capacitance
        6. 8.2.2.6 VDD Capacitance, CVDD
        7. 8.2.2.7 VS Resistor Divider, Line Compensation, and Cable Compensation
        8. 8.2.2.8 VS Wake-Up Detection
      3. 8.2.3 Application Curves
    3. 8.3 Do's and Don'ts
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11器件和文档支持
    1. 11.1 器件支持
      1. 11.1.1 器件命名规则
        1. 11.1.1.1  电容术语(以法拉为单位)
        2. 11.1.1.2  占空比相关术语
        3. 11.1.1.3  频率术语(以赫兹为单位)
        4. 11.1.1.4  电流术语(以安培为单位)
        5. 11.1.1.5  电流和电压调节术语
        6. 11.1.1.6  变压器术语
        7. 11.1.1.7  功率术语(以瓦特为单位)
        8. 11.1.1.8  电阻术语(以 Ω 为单位)
        9. 11.1.1.9  时序术语(以秒为单位)
        10. 11.1.1.10 直流电压术语(以伏特为单位)
        11. 11.1.1.11 交流电压术语(以伏特为单位)
        12. 11.1.1.12 效率术语
    2. 11.2 文档支持
      1. 11.2.1 相关文档
    3. 11.3 商标
    4. 11.4 静电放电警告
    5. 11.5 术语表
  12. 12机械封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

10 Layout

10.1 Layout Guidelines

In order to increase the reliability and feasibility of the project it is recommended to adhere to the following guidelines for PCB layout.

  1. Minimize stray capacitance on the VS node. Place the voltage sense resistors (RS1 and RS2 in Figure 24 through Figure 27) close to the VS pin.
  2. TI recommends to connect the HV input to a non-switching source of high voltage, not to the MOSFET drain, to avoid injecting high-frequency capacitive current pulses into the device.
  3. Arrange the components to minimize the loop areas of the switching currents as much as possible. These areas include such loops as the transformer primary winding current loop, the MOSFET gate-drive loop, the primary snubber loop, the auxiliary winding loop and the secondary output current loop.

10.2 Layout Example

The partial layout example of Figure 28 demonstrates an effective component and track arrangement for low-noise operation on a single-layer printed circuit board. Actual board layout must conform to the constraints on a specific design, so many variations are possible.

UCC28730 layout_lusbl5.gifFigure 28. UCC28730 Partial Layout Example