ZHCSQH7D November 2021 – April 2024 TUSB2E11
PRODUCTION DATA
RESETB pin is active low reset pin and can also be used as a power down pin.
The TUSB2E11 does not have power supply sequence requirements between VDD3V3 and VDD1V8.
Make sure the maximum VDD3V3 and VDD1V8 ramp time to reach minimum supply voltages is 2ms.
Digital and analog inputs may be applied when VDD3V3 and VDD1V8 are in unpowered state.
Internal power on reset circuit along with the external RESETB input pin allows for proper initialization when RESETB is de-asserted high prior to the power rails being valid. If RESETB de-assert high before the power supplies are stable, internal power on reset circuit holds off internal reset until the supplies are stable.
I2C/RAP and eUSB2 interfaces are ready after t_RH_READY upon de-assertion of RESETB or power up.
I2C/RAP and eUSB2 interfaces are ready after t_RH_READY upon soft reset through the I2C.
Upon de-assertion of RESETB (after t_RH_READY) or software reset (after t_RH_READY), the TUSB2E11 enables and enters the default state. In the default state, the TUSB2E11 is ready to accept eUSB2 packets, RAP and I2C requests. The repeater can either be in host repeater mode or device repeater mode depending on the receipt of either host mode enable or peripheral mode enable.