ZHCS244C January 2012 – August 2015 DLPC300
请参考 PDF 数据表获取器件具体的封装图。
In DLP-based solutions, image data is 100% digital from the DLPC300 input port to the image on the DMD. The image stays in digital form and is never converted into an analog signal. The DLPC300 processes the digital input image and converts the data into a format needed by the DLP3000. The DLP3000 then steers light by using binary pulse-width-modulation (PWM) for each pixel mirror. Refer to the DLP3000 data sheet (DLPS022) for further details.
Figure 8 shows the DLPC300 functional block diagram. As part of the pixel processing functions, the DLPC300 offers format conversion functions: chroma interpolation for 4:2:2 and 4:4:4, color-space conversion, and gamma correction. The DLPC300 also offers several image-enhancement functions: programmable degamma, automatic gain control, and image resizing. Additionally, the DLPC300 offers an artifact migration function through spatial-temporal multiplexing (dithering). Finally, the DLPC300 offers the necessary functions to format the input data to the DMD. The pixel processing functions allow the DLPC300 and DLP3000 to support a wide variety of resolutions including NTSC, PAL, QVGA, QWVGA, VGA, and WVGA. The pixel processing functions can be optionally bypassed with the native 608 × 684 pixel resolution.
When accurate pattern display is needed, the native 608 × 684 input resolution pattern has a one-to-one association with the corresponding micromirror on the DLP3000. The DLPC300 enables high-speed display of these patterns: up to 1440 Hz for binary (1-bit) patterns and up to 120 Hz for 8-bit patterns. This functionality is well-suited for techniques such as structured light, rapid manufacturing, or digital exposure.
The DLPC300 takes as input 16-, 18-, or 24-bit RGB data at up to 60-Hz frame rate. This frame rate is composed of three colors (red, green, and blue) with each color equally divided in the 60-Hz frame rate. Thus, each color has a 5.55-ms time slot allocated. Because each color has 5-, 6-, or 8-bit depth, each color time slot is further divided into bit-planes. A bit-plane is the 2-D arrangement of one-bit extracted from all the pixels in the full color 2D image. See Figure 9.
The length of each bit-plane in the time slot is weighted by the corresponding power of 2 of its binary representation. This provides a binary pulse-width modulation of the image. For example, a 24-bit RGB input has three colors with 8-bit depth each. Each color time slot is divided into 8 bit-planes, with the sum of all bit planes in the time slot equal to 256. See Figure 10 for an illustration of this partition of the bits in a frame.
Therefore, a single video frame is composed of a series of bit-planes. Because the DMD mirrors can be either on or off, an image is created by turning on the mirrors corresponding to the bit set in a bit-plane. With the binary pulse-width modulation, the intensity level of the color is reproduced by controlling the amount of time the mirror is on. For a 24-bit RGB frame, the DLPC300 creates 24 bit planes, stores them on the mDDR, and sends them to the DLP3000 DMD, one bit-plane at a time. Depending on the bit weight of the bit-plane, the DLPC300 controls the time this bit-plane is exposed to light, controlling the intensity of the bit-plane. To improve image quality in video frames, these bit-planes, time slots, and color frames are intertwined and interleaved with spatial-temporal algorithms by the DLPC300. In external video mode, the controller applies non-linear gamma correction.
For applications where image enhancement is not desired, the video processing algorithms can be bypassed and replaced with a specific set of bit-planes. The bit-depth of the pattern is then allocated into the corresponding time slots. Furthermore, an output trigger signal is also synchronized with these time slots to indicate when the image is displayed. For structured light applications, this mechanism provides the capability to display a set of patterns and signal a camera to capture these patterns overlaid on an object. In this structured light mode, the controller applies linear gamma correction.
|External Video Sequence||Number of Images per Frame||Frame Rate||Pattern Rate|
|Monochrome||1 bit per pixel||24||15, 30, 40, or 60 Hz||24 × Frame rate|
|2 bits per pixel||12||12 × Frame rate|
|3 bits per pixel||8||15, 30, 45, or 60 Hz||8 × Frame rate|
|4 bits per pixel||6||15, 30, 40, or 60 Hz||6 × Frame rate|
|5 bits per pixel||4||15, 30, 45, or 60 Hz||4 × Frame rate|
|6 bits per pixel||4||4 × Frame rate|
|7 bits per pixel||3||15, 30, 40, or 60 Hz||3 × Frame rate|
|8 bits per pixel||2||15, 30, 45, or 60 Hz||2 × Frame rate|
|RGB||1-bit per color pixel
(3-bit per pixel)
|8||8 × Frame rate|
|2-bit per color pixel
(6-bit per pixel)
|4||4 × Frame rate|
|4-bit per color pixel
(12-bit per pixel)
|2||2 × Frame rate|
|5/6/5-bit RGB pixel
(16-bit per pixel)
|6-bit per color pixel
(18-bit per pixel)
|8-bit per color pixel
(24-bit per pixel)
The primary configuration control mechanism for the DLPC300 is the I2C interface. See the DLPC300 Software Programmer's Guide (DLPU004) for details on how to configure and control the DLPC300.
Parallel bus interface supports six data transfer formats:
Figure 12 shows the required PDATA(23:0) bus mapping for these six data transfer formats.
The parallel bus interface complies with the standard graphics interface protocol, which includes a vertical sync signal (VSYNC), horizontal sync signal (HSYNC), optional data-valid signal (DATAEN), a 24-bit data bus (PDATA), and a pixel clock (PCLK). The polarities of both syncs are programmable, as is the active edge of the clock. Figure 2 shows the relationship of these signals. The data-valid signal (DATAEN) is optional, in that the DLPC300 provides auto-framing parameters that can be programmed to define the data-valid window, based on pixel and line counting relative to the horizontal and vertical syncs.
BT.656 data bits should be mapped to the DLPC300 PDATA bus as shown in Figure 13.