During power-up, the DMD’s LPSDR input pins shall not be driven high until after VDD and VDDI have settled at operating voltage.
During power-up, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS. Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 7-2.