主页 时钟和计时 时钟发生器
主页
时钟和计时
时钟发生器

CDCL6010

正在供货

1.8V、11 输出时钟倍频器、分频器、抖动消除器和缓冲器

立即订购
数据表

CDCL6010

正在供货
数据表 立即订购

产品详情

Function Clock jitter cleaner, Fanout buffer Number of outputs 2 Output frequency (max) (MHz) 683.28 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type XTAL Output type LVPECL Operating temperature range (°C) -40 to 85 Features I2C, Pin programmable Rating Catalog
Function Clock jitter cleaner, Fanout buffer Number of outputs 2 Output frequency (max) (MHz) 683.28 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type XTAL Output type LVPECL Operating temperature range (°C) -40 to 85 Features I2C, Pin programmable Rating Catalog
VQFN (RGZ) 48 49 mm² 7 x 7
  • Single 1.8V Supply
  • High-Performance Clock Multiplier, Distributor, Jitter Cleaner, and Buffer
    With 11 Outputs
  • Low Output Jitter: 400fs RMS
  • Output Group Phase Adjustment
  • Low-Voltage Differential Signaling (LVDS) Input, 100Ω Differential On-Chip
    Termination, 30MHz to 319MHz Frequency Range
  • Differential Current Mode Logic (CML) Outputs, 50Ω Single-Ended On-Chip
    Termination, 15MHz to 1.25GHz Frequency Range
  • One Dedicated Differential CML Output, Straight PLL and Frequency Divider Bypass
  • Two Groups of Five Outputs Each with Independent Frequency Division Ratios;
    Optional PLL Bypass
  • Fully Integrated Voltage Controlled Oscillator (VCO); Supports Wide Output
    Frequency Range
  • Output Frequency Derived From VCO Frequency with Divide Ratios of 1, 2, 4,
    5, 8, 10, 16, 20, 32, 40, and 80
  • Meets OBSAI RP1 v1.0 Standard and CPRI v2.0 Requirements
  • Meets ANSI TIA/EIA-644-A-2001 LVDS Standard Requirements
  • Integrated LC Oscillator Allows External Bandwidth Adjustment
  • PLL Lock Indication
  • Power Consumption: 640mW Typical
  • Output Enable Control for Each Output
  • SDA/SCL Device Management Interface
  • 48-pin QFN (RGZ) Package
  • Industrial Temperature Range: –40°C to +85°C
  • APPLICATIONS
    • Low Jitter Clocking for High-Speed SERDES
    • Jitter Cleaning of SERDES Reference Clocks for 1G/10G Ethernet,
      1X/2X/4X/10X Fibre Channel, PCI Express, Serial ATA, SONET, CPRI,
      OBSAI, etc.
    • Up to 1-to-11 Clock Buffering and Fan-out

All other trademarks are the property of their respective owners.
  • Single 1.8V Supply
  • High-Performance Clock Multiplier, Distributor, Jitter Cleaner, and Buffer
    With 11 Outputs
  • Low Output Jitter: 400fs RMS
  • Output Group Phase Adjustment
  • Low-Voltage Differential Signaling (LVDS) Input, 100Ω Differential On-Chip
    Termination, 30MHz to 319MHz Frequency Range
  • Differential Current Mode Logic (CML) Outputs, 50Ω Single-Ended On-Chip
    Termination, 15MHz to 1.25GHz Frequency Range
  • One Dedicated Differential CML Output, Straight PLL and Frequency Divider Bypass
  • Two Groups of Five Outputs Each with Independent Frequency Division Ratios;
    Optional PLL Bypass
  • Fully Integrated Voltage Controlled Oscillator (VCO); Supports Wide Output
    Frequency Range
  • Output Frequency Derived From VCO Frequency with Divide Ratios of 1, 2, 4,
    5, 8, 10, 16, 20, 32, 40, and 80
  • Meets OBSAI RP1 v1.0 Standard and CPRI v2.0 Requirements
  • Meets ANSI TIA/EIA-644-A-2001 LVDS Standard Requirements
  • Integrated LC Oscillator Allows External Bandwidth Adjustment
  • PLL Lock Indication
  • Power Consumption: 640mW Typical
  • Output Enable Control for Each Output
  • SDA/SCL Device Management Interface
  • 48-pin QFN (RGZ) Package
  • Industrial Temperature Range: –40°C to +85°C
  • APPLICATIONS
    • Low Jitter Clocking for High-Speed SERDES
    • Jitter Cleaning of SERDES Reference Clocks for 1G/10G Ethernet,
      1X/2X/4X/10X Fibre Channel, PCI Express, Serial ATA, SONET, CPRI,
      OBSAI, etc.
    • Up to 1-to-11 Clock Buffering and Fan-out

All other trademarks are the property of their respective owners.

The CDCL6010 is a high-performance, low phase noise clock multiplier, distributor, jitter cleaner, and low skew buffer. It effectively cleans a noisy system clock with a fully-integrated low noise Voltage Controlled Oscillator (VCO) that operates in the 1.2GHz–1.275GHz range. (Note that the LC oscillator oscillates in the 2.4GHz–2.55GHz range. The frequency is predivided by 2 before the post-dividers P0 and P1.)

The output frequency (FOUT) is synchronized to the frequency of the input clock (FIN). The programmable pre-dividers, M and N, and the post-dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency:

FOUT = FIN × N/(M × P)

Where:

P (P0, P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80

M = 1, 2, 4, 8

N = 32, 40

provided that:

30MHz < (FIN /M) < 40MHz

1200MHz < (FOUT × P) < 1275MHz

The PLL loop bandwidth is user-selectable by external filter components or by using the internal loop filter. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.

The CDCL6010 supports one differential LVDS clock input and a total of 11 differential CML outputs. One output is a straight bypass with no support for jitter cleaning or clock multiplication. The remaining 10 outputs are available in two groups of five outputs each with independent frequency division ratios. Those 10 outputs can be optionally setup to bypass the PLL when no jitter cleaning is needed. The CML outputs are compatible with LVDS receivers if ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL6010 can support a single-ended clock input as outlined in the Pin Description Table

The CDCL6010 can operate as a multi-output clock buffer in a PLL bypass mode.

All device settings are programmable through the SDA/SCL, serial two-wire interface.

The serial interface is 1.8V tolerant only.

The phase of one output group relative to the other can be adjusted through the SDA/SCL interface. For post-divide ratios (P0, P1) that are multiples of 5, the total number of phase adjustment steps (n) equals the divide-ratio divided by 5. For post-divide ratios (P0, P1) that are not multiples of 5, the total number of steps (n) is the same as the post-divide ratio. The phase adjustment step () in time units is given as:

= 1/(n × FOUT)

where FOUT is the respective output frequency.

The device operates in a 1.8V supply environment and is characterized for operation from –40°C to +85°C.

The CDCL6010 is available in a 48-pin QFN (RGZ) package.

The CDCL6010 is a high-performance, low phase noise clock multiplier, distributor, jitter cleaner, and low skew buffer. It effectively cleans a noisy system clock with a fully-integrated low noise Voltage Controlled Oscillator (VCO) that operates in the 1.2GHz–1.275GHz range. (Note that the LC oscillator oscillates in the 2.4GHz–2.55GHz range. The frequency is predivided by 2 before the post-dividers P0 and P1.)

The output frequency (FOUT) is synchronized to the frequency of the input clock (FIN). The programmable pre-dividers, M and N, and the post-dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency:

FOUT = FIN × N/(M × P)

Where:

P (P0, P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80

M = 1, 2, 4, 8

N = 32, 40

provided that:

30MHz < (FIN /M) < 40MHz

1200MHz < (FOUT × P) < 1275MHz

The PLL loop bandwidth is user-selectable by external filter components or by using the internal loop filter. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.

The CDCL6010 supports one differential LVDS clock input and a total of 11 differential CML outputs. One output is a straight bypass with no support for jitter cleaning or clock multiplication. The remaining 10 outputs are available in two groups of five outputs each with independent frequency division ratios. Those 10 outputs can be optionally setup to bypass the PLL when no jitter cleaning is needed. The CML outputs are compatible with LVDS receivers if ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL6010 can support a single-ended clock input as outlined in the Pin Description Table

The CDCL6010 can operate as a multi-output clock buffer in a PLL bypass mode.

All device settings are programmable through the SDA/SCL, serial two-wire interface.

The serial interface is 1.8V tolerant only.

The phase of one output group relative to the other can be adjusted through the SDA/SCL interface. For post-divide ratios (P0, P1) that are multiples of 5, the total number of phase adjustment steps (n) equals the divide-ratio divided by 5. For post-divide ratios (P0, P1) that are not multiples of 5, the total number of steps (n) is the same as the post-divide ratio. The phase adjustment step () in time units is given as:

= 1/(n × FOUT)

where FOUT is the respective output frequency.

The device operates in a 1.8V supply environment and is characterized for operation from –40°C to +85°C.

The CDCL6010 is available in a 48-pin QFN (RGZ) package.
open-in-new 查找其他 时钟发生器
下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 4
类型 标题 下载最新的英语版本 日期
* 数据表 1.8V, 11 Output Clock Multiplier, Distributor, Jitter Cleaner & Buffer 数据表 (Rev. B) 2011年 3月 28日
设计指南 适用于 Xilinx FPGA 的模拟器件 解决方案指南 2012年 4月 24日
应用手册 CDCL6010 as a Frequency Synthesizer and Jitter Cleaner 2007年 3月 14日
EVM 用户指南 CDCL6010EVM User's Guide 2007年 3月 14日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

支持软件

SCAC084 — CDCL6010 Software

支持的产品和硬件

支持的产品和硬件

产品
时钟发生器
CDCL6010 — 1.8V、11 输出时钟倍频器、分频器、抖动消除器和缓冲器
下载
仿真模型

CDCL6010 IBIS Model

SLLC322.ZIP (23 KB) - IBIS Model
下载
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
发送申请
封装 引脚 下载
VQFN (RGZ) 48 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

支持和培训

视频